


FADC ARCHITECTURE



NOTES on these ADCs:
 1. The 500 MHz clock is internally divided by two, yielding 250 MSPS.
 2. 8-bit or 10-bit ADCs may be used.

DWG. NO.	SH	REV.
----------	----	------

TITLE		FADC - A VME64X FLASH ADC	
FUNCTIONAL BLOCK DIAGRAM		FJB, JLAB, 15 MARCH 2005	
PRELIMINARY		PRELIMINARY	
SIZE	CAD ID. NO.	DRAWING NO.	REV.
B	FADC_BLOCK.SCH		
SCALE	SHOWN ON	SHEET	OF