

### GlueX Electronics Status Report

6-7 April 2006 Indiana University

R. Chris Cuevas Jefferson Lab Physics Division Group Leader -- *Fast* Electronics

**Topics**:

- Flash ADC
- VXS
- Schedule



# Flash ADC Development

- Requirements for a new Flash ADC module have been developing for over a year.
- Hall groups understand the cost savings of replacing aging and obsolete FastBus ADCs with a new design. Examples:
  - F1TDC replaces single hit 1872A
  - Flash ADC will replace 1881.
  - Flash ADC will eliminate signal delay cables and provide 'pipelined' data directly from detector electronics
  - Flash ADC specifications and detailed requirements are a 'work in progress'. ADC information can be processed and used in Level 1 trigger systems, and design will depend on further simulation efforts.



# Flash ADC Development

• Requirements have been received and reviewed from:

Hall A – DIS Parity Experiment [ E05-007 ]

Hall B – No formal written requirements, however they are interested in the summing features for the calorimeter and to eliminate Fastbus 1881 modules

Hall C – Spin Asymmetries of the Nucleon Experiment [ SANE ]

GlueX – Chapter 7



# Flash ADC Development

- "Converting" the requirements to schematics and copper layout is always the most time consuming part of the total design.
- Many of the requirement documents do not list summing, but the final board must be able to include this feature for GlueX.
- The prototype fADC will be designed to test as many requirements as possible, and provide valuable experience with new technology [VXS], and some of the latest Fpga devices, simulation & verification tools.



# Flash ADC Status - Prototype

Block Diagram

This diagram is not intended for extreme details, but we have made several important decisions for Fpga selection and the prototype will not implement the 'mezzanine' idea.

• Schematic

Schematic for the input section including sample clock distribution is complete. The sheets include the VME and VXS bus connectors.

Printed Circuit Board

Input section of the board is complete. Additional picture shows a 'conceptual' view with Fpgas placed on the board.

<u>Components</u>

XC4VFX20 parts ordered and received. These parts have all 8 MGT units operational at 3.125Gbps. 10 bit Maxim ADC parts ordered and received. All other parts are stock items.



FlashADC\_BlockDiagram

	fADC250											
	VME64x Flas	h ADC M	odule Specifications									
DC TR ST	Signal Inputs	Number Range Offset	16 S Version (50 Ohm, LEMO)* -0.5V, -1V & -2V. User Selectable ±10% FS per channel via DACs									
15 S	Clock	Sampling Jitter Source	250 MSPS, Differential 1 pS (10-bit ADC), 350 fS (12-bit ADC) Internal and External									
13 12 11	Control Inputs/Outputs	Clock Trigger Status 1 Status 2 Sync Trigger SW	IN – Diff., LVPECL (Front Panel & Backplane) IN, OUT - Differential (Front Panel & Backplane) OUT – Differential (Front Panel & Backplane) OUT – Differential (Front Panel & Backplane) OUT – Differential (Front Panel & Backplane)									
10 9 8	Conversion Characteristics	Resolution INL DNL SNR Data Laten	10-bit (8 and 12-bit by chip replacement) $\pm 0.8 \text{ LSB}$ $\pm 0.5 \text{ LSB}$ 56.8 dB @ 100 MHz Input cy 32 nS									
7	Trigger Latency	· Latency 8 μS										
6	Data Memory	8 μS										
JLAB ° _ r	Data Processing	g Sparcification Windowing Charge, Pedestal, Peak Time (Over Threshold, Relative to trigger) Output (Backplane, VXS)										
)C-250	Interface	VME64x – MB/sec) w	2eVME Data Transfer Cycles (40, 80, 160 & 320 ith VXS-P0									
	Packaging	6U VME64	4x									
	Power	+3.3V, +5V	/, +12V, -12V									
	FJB, JLAB, FADC_SPEC.DOC											





#### FADC Preliminary Logic – Raw Data Transfer

J. Proffitt March 30, 2006





Yellow : Processing elements

Clear : External devices

General:

- 8 ADC channels per FPGA
- Pipeline, gain adjust, discriminator, and energy sum run continuously at sample rate
- Pipeline size = 2048 samples max.
- Sample window size = 256 samples max.
- All functions operate at >250MHz

Raw Data Transfer:

- When a trigger is received, data are moved from the pipeline to the sample window (all channels simultaneously)
- After the sample window is filled, the header + window are sent to the external FIFO (all channels sequentially)
- Triggers are ignored during data transfer and if external FIFO is full
- Headers contain channel ID and trigger number



### Flash ADC Status – Prototype Discussion

- We have made several decisions at Jlab that impact the cost and development time required for the prototype.
  - Initial idea was to use Altera Fpga with 4 ADC per chip. Alteral chip was not adequate for all of the differential input pins. The Xilinx part will manage I/O from 8 ADC and James Proffitt has simulated the initial raw data 'processing' and the results show that the logic will operate at 4nS
  - 2. No mezzanine Initial idea behind the mezzanine was to push 'high level' processing functions to Fpgas on the mezzanine card. The base board would be used for applications that did not require the summing function or other requirements for data processing.
  - 3. Include 'trigger processing' on board using the resources on the MGT-Fpga for board level logic functions. Time-Over-Threshold 'HitBits' will be used for "local" trigger output.



#### <u>Flash ADC Status – Prototype</u> <u>VXS Development</u>

- A 'payload' and 'switch' module have been designed that are simple modules built to measure the skew from each payload slot to the center switch slot.
- These boards were designed to drive LVPECL signals on all of the differential pairs and single ended lines from the payload VXS connector to the switch slot VXS connector.
- We have been successful with creating the new MGT connectors and understand the connection technique used on the backplane to support all the pairs that eventually route to the central switch slot. This was by no means trivial, and the skew measurements may be very useful when testing the high speed serial data transfer from each fADC slot.

# **Example of a VXS Backplane**







# **Example of a VXS Payload Board**





# **Example of a VXS Switch Card**











### Flash ADC Status – Prototype VXS Development

- Additional engineering resources added to the design 'team'. These engineers are only part-time and presently work in the Accelerator Division. The engineers will focus their work on the MGT devices and provide simulation and verification of the HDL code needed for the high speed serial SUM data transfer from each fADC card to the central switch card.
- We have purchased a commercial ADC module that uses the VXS data path. This module will be used to test the switch slot prototype and can be used to simulate data from a 2<sup>nd</sup> fADC module. Block diagram on following page for discussion.



Cuevas



3/22/2006



FADC Module Cost Estimate

- Cost estimate is contingent on the number of <u>Field</u>
  <u>Programmable Gate Arrays per ADC channel</u>
- Consider 8 ADCs per FPGA
- 16 channel design
- VME interface FPGA and peripheral logic
- Trigger Processing & VXS FPGA
- Front panel, I/O connectors, other components.
- Circuit board manufacturing, assembly, manufacturing QA



FADC Module Cost Estimate

Item	Quantity	Price	Extended Price	Description						
ADC	16	\$50	\$800	10 bit 250Mhz						
FPGA-ADC	2	\$300	\$600	8 ADC per Fpga						
FPGA-MGT	1	\$235	\$235	XC4VFX20						
FPGA-VME	1	\$250	\$250	Altera						
Board	1	\$450	\$450	Multilayer PCB						
Front Panel &	**	\$350	\$350	MGT-VME-Lemo						
Connectors				Engraving Etc						
Assembly	1	\$150	\$150	Soldering-Xray- Etc						
Other Misc	**		\$500	FiFoS-Discreets-Etc						
Total			\$3335							



#### Schedule

#### Flash ADC Schedule - Preliminary

	Activity Name Start Date	Start	Finish	Pasourcas		Au	g '05	Se	pt '0	5 C	)ct '(	05	Nov '	05	De	c '05	Jai	n 'O	6 F	eb '	06	Ma	r '06	A	or '06	Ма	ı <b>y '0</b>	6 J	un '	06
		Date	Resources	1724	31 7	1421	28 4	1118	25 2	916	2330	613	2027	41	11825	518	152	229	512	1926	651	2192	62	9 162:	330 7	1421	1284	4 1 1 1	825 2	
1	System Definition	3/24/05	9/30/05							Ś																		Π		
2																														
3	Design																													
4	Front-End	3/24/05	1/26/06	FJB																										
5	Data Processor	3/24/05	3/27/06	JP																				>						
6	Data & Interface Back-End	3/23/05	3/8/06	EJ,JP																		Ŷ								
7																						$ \rangle$								
8	РСВ																													
9	PCB Layout	8/8/05	3/16/06	FJB,JP,EJ,JW																			\$							
10	PCB Fabrication	3/16/06	4/5/06	External																			▓่	\$						++1
11	Assembly	4/6/06	5/2/06	External																				X		Ŕ				+
12																														
13	Test																													
14	LabView Dev.	3/7/05	4/21/06	CC																							N			
15	Lab Tests	5/19/06	8/21/06	FJB,JP,EJ,MT,WG																								<u>+</u>		
16	User Tests	8/21/06	10/27/06																											
17																														
18	Driver/Library	5/19/06	11/16/06	DA,EJ																							8			
	Development																											$\square$		
19	Liearie Menuel	11/10/05	4/7/00	<u> </u>																										
20	user s manual	11/16/05	4/7/06											+		++-						$\square$		$\overrightarrow{+}$	+	$\left  \right $		++		++
21	Queters Cleak	11/10/05	5/0/00	22222																										
22	Distribution	11/10/05	5/9/06	(((()																										
					1724	317	1421	28 4	1118	25 2	916	62330	613	2027	41	11825	18	152	229	512	1926	551	2192	62	9 1623	330 7	1421	1284	111	825 2



"Roll the Credits:"

Fernando Barbosa James Proffitt Ed Jastrzembski Hai Dong\* Doug Curry\* Jeff Wilson Mark Taylor

- -- Front End Design; Project Engineer
- -- ADC-FPGA Data processing
- -- VME interface FPGA
- -- Trigger Processing/MGT FPGA
- -- MGT FPGA & Switch Slot Prototype
- -- Circuit board designer
- -- Circuit board designer

\* Part-Time from Accelerator Div.