

**Nuclear Physics Division**

***Fast Electronics Group***

# Firmware for

**VXS Crate Trigger Processor Version 2 (CTPV2) BCAL Module**

###### Feb 27, 2014

# Hai Dong

# Table of Contents

# Section Title Page

**1.0 Introduction 3**

**2.0 FX70T (U1, U3) VHDL Code**

**3.0 FX100T (U24) VHDL Code**

**4.0 I-SQUARE-C Code**

**5.0 Total Delay**

**6.0 LED**

**7.0 SD Test Code**

**8.0 Configuring FPGA from I-SQUARE-C Bus**

**9.0 Board Serial Number**

**9.0 Register File**

**1.0 Introduction**

 The firmware for the Crate Trigger Module (CTP) is written in VHDL. The CTP module has two XC5VLV50 (U1, U3) that has same VHDL code and one XC5VLV110 (U24) that has its own VHDL code. LV50 VHDL code receives data from five FADC, aligns the data, and sends the data in sync with system clock to the LV110. The LV110 receives data from six FADC and both LV50, aligns the data, processes the data, and sends the result to Fiber located at the front panel.

 This firmware has the addition of BCAL processing described in Section 12.0.

1. **FX70T (U1,U3) VHDL Code**
	1. **Receive data from FADC**

The VHDL code receives data from five FADC using Xilinx Aurora operating at 2.5Gbits, aligns the data, and sends the data 80 bits synchronized with 250MHz clock. The Aurora protocol provides control and interface signals: Lane\_up, Channel\_up, Rx\_src\_rdy\_n, Tx\_src\_rdy\_n, Tx\_dst\_rdy\_n. The functions for these signals are as follow:

* Lane\_up : indicates FADC MGT and CTP GTP are able to send and receiving data from each other.
* Channel\_up: indicates the data from the lanes if more than one are in alignment.
* Tx\_dst\_rdy\_n: indicates that the transmitter is ready to send data
* Tx\_src\_rdy\_n: tell the transmitter to send user data.
* Rx\_src\_rdy\_n: indicates that the receiver has user data
	1. **Aligning Data**

In the 12 Gev Trigger System, Sync is distributed in time to all sixteen FADC250V2 and CTP modules in a crate. When Sync goes high, FADC250 stops sending data and CTP reset all its circuitries and buffers. Sync has to be high for at least 500 nS to allow the MGT to completely flush its buffers. When Sync goes low, the FADC250 send value 2 for one 16 bits and value 1 for the other 16 bits on the 2 MGT lanes 0 and 1. Values 2 and 1 are sent 3 times. Which value is sent on lane 0 and 1 is depend on when the Sync arrived at the FADC250. The CTP uses these values to align data from all 16 FADC250 in time and words order. After aligning the data from 5 FADC250, U1 sends data to U24 via 80 LVDS lines. U3 does the same as U1. U24 aligns the data from 6 FADC250, wait for data from U1 and U3, processes, and sends data to SSP through fiber. First Word Fall Through FIFO is used to used to indicate when first values 2 and 1 are received.This process is enable when bit 3 of Config1 is a one.

**Demultiplexed Data** **to VLX110 (U24)**

The 32-bits data from each FADC is de-multiplexed into two 16-bits words with bits 31-16 send to U24 first. The 16-bits word is registered (F1\_F3\_D ) and sends to U24 along with DatRdy. After Sync goes low, DatRdy goes high along with all values 2 output. DatRdy goes low when Sync goes high. The 250 MHz input clock is routed inside the FPGA to output pins (CLK\_FPGA1\_3). The LV110 uses CLK\_FPGA1\_3 to capture F1\_F3\_D and Datrdy.

* 1. **Disable FADC**

Data from FADC can be disabled by writing to Configuration register via I-square-C interface. When disabled, the code does not wait for data from that FADC250. The bits corresponded to that FADC are zero going.

* 1. **Processing Delay**
	2. **Xilinx System Monitor.**

Xilinx System Monitor feature that indicates the die temperature and VCCINT and VCCAUX Supply is included. The data is mapped into register file that can be read back through I-Square-C. The host has to convert binary data to temperature and voltage (See Xilinx UG192).

1. **FX100T (U24) VHDL code**
	1. **Receive data from FADC**

The procedure for receiving data from six FADC is identical to U1 and U3.

* 1. **Receive data from U1 and U3**

When Datrdy is high, 80 bits data is clocked into 512\_80 FIFO. Five-hundred words deep can handle 2uS skewing between the two VLX50. The number of clock from Datrdy going high to data FIFO empty going low is 8 (32 ns).

* 1. **Aligning Data.**

Aligning data from six FADC250 is the same as U1 and U3. When Datrdy from U1 goes high, U24 allows words from U1 to be written into First-Word-Fall-Through FIFO. It does the same with U3. When words values of 2 are at the output of these FIFO, the FIFO are read at the same time. This process is enable when bit 3 of Config1 is a one.

* 1. **Summing Data.**

The data is de-multiplexed and add in stages as shown below. The stages are used to make 250 MHz clocking using Xilinx FPGA lowest cost (speed grade 1).

* + 1. First stage
			- 1st\_A0 = VLX50 #1 bit (15..0), (31..16), (47..32)
			- 1st\_A1 = VLX50 #1 bit (63..48), (79..64)
			- 2nd\_A0 = VLX50 #2 bit (15..0), (31..16), (47..32)
			- 2nd\_A1 = VLX50 #2 bit (63..48), (79..64)
		2. Second stage
			- 1st\_B = 1st\_A0 + 1st\_A1
			- 2nd\_B = 2nd\_A0 + 2nd\_A1
			- SUM\_A = FADC\_0 + FADC\_1 + FADC\_2
			- SUM\_B = FADC\_3 + FADC\_4 + FADC\_5
		3. Third stage
			- 1st\_2nd = 1st\_B + 2nd\_B
			- SUMA\_B = SUMA + SUMB
		4. Fourth stage
			- Final\_SUM = 1st\_2nd  + SUMA\_B
	1. **Multiplexing Final SUM**

In the CTP the FIBER data consisted of 4 Aurora Lanes operating at 2.5Gibits. Each lane provides 16bits for a total of 64-bits every 8 NS. Since the 20-bits Final Sum is occurring at 4 NS, two Final Sum is packed (multiplexed) into one transmission. Final Sum # even is packed into bits 39 to 30 while Final Sum # odd is packed into bits 19 to 0. As of this date 03/10/09 bits 63..40 are set to zeroes.

* 1. **Disable FADC**

An FADC can be Data from FADC can be disabled by writing to Configuration register via I-square-C interface. When disabled, the code does not wait for data from that FADC. The bits corresponded to that FADC are zero in the summing process.

* 1. **Processing Delay**

The number of clock from Datrdy (from VLX50) going high to FIFO empty going low is 8 clock (32 nS). Adder stages take 11 clock (44 ns).

* 1. **Threshold**

A register accessed through I-Square-C provides a threshold for the final sum . When the final sum is above the threshold, Trigger Output at the front panel is active high. If the History Buffer described below is armed, 256 additional sums are stored and ready to be read out.

* 1. **History Buffer**

The History Buffer stores 512 Final Sum values. Halves of the values are before Final Sum cross the threshold and halves are after. It is controlled and read out via I-Square-C. The steps to use the history buffer are as follow:

* Host sets ARM to one.
* Host sets ARM to zero.
* After 256 Final Sum are stored in Memory, waiting for Final Sum to go above threshold. Continues storing Final Sum
* When Final Sum reach threshold. 256 more values are stored.
* Stops storing.
* Host polled for DataReady for high.
* Read as much values as host wanted. Data read back is auto increment.
* Host sets ARM to clear DataReady.
	1. **Automate Testing.**

The integrity of the data transfer from FADC250 to CTP can be verified. When bit 1 of MGT\_CTRL register in FADC250 is 0, counting sequences (0,1,2,3,4, etc,). The CTP adds the data from all enable FADC250 and compare to expected sum. For example, if 8 FADC250 are enable, the expected Sum are 0, 8, 16, 24, 32, etc. If at any time the actual Sum and the expected Sum are not equaled, ERROR\_LATCH\_FS variable goes high and stay high until Sync goes high. To use this feature:

* **Execute all steps except the last step (10.11) in “Steps to Align Data from FLASH”. Leave FADC250** control\_mgt bit 1 a zero..
* Wait for however long the testing is desire.
* Read Is2 status register bit ERROR\_LATCH\_FS. If it is zero the data from the FADC250 are OK.
* Make bit 1 of of MGT\_CTRL register in FADC250 one. ERROR\_LATCH\_FS should be one because data from FADC250 is not counting sequence.
	1. **Xilinx System Monitor**

Xilinx System Monitor feature that indicates the die temperature and VCCINT and VCCAUX Supply is included. The data is mapped into register file that can be read back through I-Square-C. The host has to convert binary data to temperature and voltage (See Xilinx UG192).

1. **I-Square-C interface**

Data is written to and read from the CTP serially from VXS P1 connector. The serial interface consists of an input clock bit and a bidirectional data bit that connected to all three FPGA. The FPGA de-serializes the data bits and listens for its address. The FPGA have non-overlapping address and responses when it is addressed. Each Register is 16 bits wide.

1. **Total Processing Delay**

It takes a total of 27 clocks (8 from VLX50, 8 to receive data from VLX50, 11 from adder stages) from the time data arrived from the slowest FADC to produce the first Final Sum.

1. **LED**

LED(0) <= HEART\_BEAT\_250 ;

 LED(1) <= HEART\_BEAT\_200;

 LED(2) <= ABOVE\_THREDSHOLD\_BUF\_Q(0); -- ; Heartbeat 200

 LED(3) <= indicate all MGT lanes and all MGT Channels of U24 are OK.

 LED(4) <= HEART\_BEAT\_INIT;

 LED(5) <= Indicate there is not Fiber Fault and Fiber is ready---

 LED(6) <= ‘1’;

1. **SD Test Code**
	1. Count Rising Edge of Sync, Trig1, Trig2 from SD.
	2. Measure Clock from SD (should be 250 MHz)
	3. Connect SD\_IN\_SPARE 0 to SD\_OUT\_SPARE 0
	4. Connect SD\_IN\_SPARE 1 to SD\_OUT\_SPARE 1
2. **Configuring FPGA from I-SQUARE-C Bus**

This feature allows FPGA configuration data to be downloaded from I-Square-C and stored into one of the three Configuration ROMs which are AT45DB642. U1, U3, and U24 have a separate Configuration ROM. This feature also allows rebooting (reloading) the FPGA. **CTPV2 FpgaConfigExamples.C shows the routines. When writing C code the first time, it is recommend to write and verify the C Code for the** Read FPGA Config Data from ROM to SRAM. This is to minimize the mistake of continuously Erasing and Programming the ROM. ROM is rated for 100,000 erases/writes cycles.

* 1. The overall steps are (details steps follow):
		1. Host issues Erase Commands to U1 to erase U1, U3, or U24.
		2. Host downloads the entire FPGA Configuration Data (MCS file) for U1, U3, or U24’s Configuration ROM to U1. U1 stores the data on onboard SRAM
		3. Host read back data from SRAM for verification.
		4. Host issues command to U1 to store data from SRAM into U1, U3, or U24’s Configuration. ROM. Host wait until U1 finishes storing data to ROM
		5. Host issues command to U1 to read Configuration ROM of U1, U3, or U24 to SRAM. Host wait for U1 to finish reading
		6. Host reads data from SRAM and verifies that data is corrected. If data does not match the MCS file, host can redo steps 8.1.1 to 8.1.6.
		7. If desire (not necessary) host can repeat steps 8.1.1 to 8.1.6 for the remaining FPGA.
		8. Host issues command to U3 to reboot ALL FPGA. There is no command to reboot individual FPGA.
	2. **Erase Command** (See Register File) Make sure U1 Register 17 (Status 2) bit 15 is a one:
		1. **For U1**
			1. Initialize variable Config\_ROM\_Block\_Number\_to\_Eraseto zero.
			2. Write Config\_ROM\_Block\_Number\_to\_Erase to U1 Register 7 bit 9..0
			3. Write the following bits values to U1 Register 6 to start Erase U1 Rom
				1. 10..9 = **01**
				2. 8 = 1
				3. 7 = 0
				4. 6..3 = **1001**
			4. Poll U1 Register 17 (Status 2) bit 15 until it is a one. Fpga Config is done erasing Config\_ROM\_Block\_Number\_to\_Erase.
			5. Write the following bits values to U1 Register 6 to ready for next command
				1. 10..9 = **01**
				2. 8 = **0**
				3. 7 = 0
				4. 6..3 = **1001**
			6. Increment Config\_ROM\_Block\_Number\_to\_Erase
			7. WAIT for 220 milliSecond. This is the time the ROM takes to Erase one block.
			8. Repeat 8.2.1.2 to 8.2.1.6 for Config\_ROM\_Block\_Number\_to\_Erase from 1 to 1023 to erase all 1024 ROM’s Blocks.
		2. **For U3**
			1. Initialize variable Config\_ROM\_Block\_Number\_to\_Eraseto zero.
			2. Write Config\_ROM\_Block\_Number\_to\_Erase to U1 Register 7 bit 9..0
			3. Write the following bits values to U1 Register 6 to start Erase U1 Rom
				1. 10..9 = **10**
				2. 8 = 1
				3. 7 = 0
				4. 6..3 = **1010**
			4. Poll U1 Register 17 (Status 2) bit 15 until it is a one. Fpga Config is done erasing Config\_ROM\_Block\_Number\_to\_Erase.
			5. Write the following bits values to U1 Register 6 to ready for next command
				1. 10..9 = **10**
				2. 8 = **0**
				3. 7 = 0
				4. 6..3 = **1010**
			6. Increment Config\_ROM\_Block\_Number\_to\_Erase.
			7. Repeat 8.2.2.2 to 8.2.2.6 for Config\_ROM\_Block\_Number\_to\_Erase from 1 to 1023 to erase all 1024 ROM’s Blocks.
		3. **For U24**
			1. Initialize variable Config\_ROM\_Block\_Number\_to\_Eraseto zero.
			2. Write Config\_ROM\_Block\_Number\_to\_Erase to U1 Register 7 bit 9..0
			3. Write the following bits values to U1 Register 6 to start Erase U1 Rom
				1. 10..9 = **11**
				2. 8 = 1
				3. 7 = 0
				4. 6..3 = **1011**
			4. Poll U1 Register 17 (Status 2) bit 15 until it is a one. Fpga Config is done erasing Config\_ROM\_Block\_Number\_to\_Erase.
			5. Write the following bits values to U1 Register 6 to ready for next command
				1. 10..9 = **11**
				2. 8 = **0**
				3. 7 = 0
				4. 6..3 = **1011**
			6. Increment Config\_ROM\_Block\_Number\_to\_Erase
			7. Repeat 8.2.3.2 to 8.2.3.6 for Config\_ROM\_Block\_Number\_to\_Erase from 1 to 1023 to erase all 1024 ROM’s Blocks.
	3. Download FPGA Config Data to SRAM (See Register File) Make sure U1 Register 17 (Status 2) bit 15 is a one:
		1. **For U1, U3, U24**
			1. Write the following bits values to U1 Register 6 to select SRAM for writing.
				1. 10..9 = 00
				2. 8 = 0
				3. 7 = **1**
				4. 6..3 = 0000
			2. Initialize 22 bits variable SRAM\_Address to 0
			3. Read 2 bytes from Xilinx MCS data bytes to variable SRAM\_DATA. The first byte read go to bits 15..8 and the second byte read go to bits 7..0.
			4. Write SRAM\_DATA to U1 Register 8
			5. Write bits 15..0 of SRAM\_Address to U1 Register 9.
			6. Write the following bits values to U1 Register 10 to write SRAM\_Data to SRAM\_Address.
				1. 15 = 1
				2. 14 = 0
				3. 5..0 = SRAM\_Address bits 21..16
			7. Write the following bits values to U1 Register 10 to ready for the next write.
				1. 15 = 0
				2. 14 = 0
				3. 5..0 = SRAM\_Address bits 21..16
			8. Increment SRAM Address
			9. Repeat 8.3.1.2 to 8.3.1.8 for remaining bytes in MCS file
	4. ReadBack FPGA Config Data to SRAM (See Register File) Make sure U1 Register 17 (Status 2) bit 15 is a one:
		1. **For U1, U3, U24**
			1. Write the following bits values to U1 Register 6 to select SRAM for reading.
				1. 10..9 = 00
				2. 8 = 0
				3. 7 = **1**
				4. 6..3 = 0000
			2. Initialize 22 bits variable SRAM\_Address to 0
			3. Read 2 bytes from Xilinx MCS data bytes to variable SRAM\_DATA. The first byte read go to bits 15..8 and the second byte read go to bits 7..0.
			4. Write bits 15..0 of SRAM\_Address to U1 Register 9.
			5. Write the following bits values to U1 Register 10 to read SRAM\_Data from SRAM\_Address.
				1. 15 = 0
				2. 14 = **1**
				3. 5..0 = SRAM\_Address bits 21..16
			6. Poll U1 Register 17 (Status 2) bit 15 until it is a one.
			7. Write the following bits values to U1 Register 10 to ready for the next write.
				1. 15 = 0
				2. 14 = 0
				3. 5..0 = SRAM\_Address bits 21..16
			8. Read Data From SRAM at U1 Register 11
			9. Compare Data From SRAM (8.4.1.8) to SRAM\_DATA (8.4.1.3)
			10. Increment SRAM Address
			11. Repeat 8.3.1.2 to 8.3.1.8 for remaining bytes in MCS file
	5. Program FPGA Config Data from SRAM to ROM (See Register File) Make sure U1 Register 17 (Status 2) bit 15 is a one:
		1. **For U1**
			1. Write the following bits values to U1 Register 6 to start program FPGA Config Data from SRAM to ROM
				1. 10..9 = 01
				2. 8 = 1
				3. 7 = 0
				4. 6..3 = **0000**
			2. Poll U1 Register 17 (Status 2) bit 15 until it is a one. One indicates that Fpga Config is done storing Config Data to ROM~~.~~ ~~Opcodes 0,1,2 can only be issued at 10 minutes interval to prevent exceeding~~ the ROM (AT45DB642) maximum write of 100,000 times.
			3. Write the following bits values to U1 Register 6 to ready for next command
				1. 10..9 = 01
				2. 8 = 0
				3. 7 = 0
				4. 6..3 = **0000**
		2. **For U3**
			1. Write the following bits values to U1 Register 6 to start program FPGA Config Data from SRAM to ROM
				1. 10..9 = **10**
				2. 8 = 1
				3. 7 = 0
				4. 6..3 = **0001**
			2. Poll U1 Register 17 (Status 2) bit 15 until it is a one. One indicates that Fpga Config is done storing Config Data to ROM. ~~Opcodes 0,1,2 can only be issued at 10 minutes interval to prevent exceeding~~ the ROM (AT45DB642) maximum write of 100,000 times.
			3. Write the following bits values to U1 Register 6 to ready for next command
				1. 10..9 = 10
				2. 8 = 0
				3. 7 = 0
				4. 6..3 = **0001**
		3. **For U24**
			1. Write the following bits values to U1 Register 6 to start program FPGA Config Data from SRAM to ROM
				1. 10..9 = **11**
				2. 8 = 1
				3. 7 = 0
				4. 6..3 = **0010**
			2. Poll U1 Register 17 (Status 2) bit 15 until it is a one. One indicates that Fpga Config is done storing Config Data to ROM. ~~Opcodes 0,1,2 can only be issued at 10 minutes interval to prevent exceeding~~ the ROM (AT45DB642) maximum write of 100,000 times.
			3. Write the following bits values to U1 Register 6 to ready for next command
				1. 10..9 = 11
				2. 8 = 0
				3. 7 = 0
				4. 6..3 = **0011**
	6. Read FPGA Config Data from ROM to SRAM (See Register File) Make sure U1 Register 17 (Status 2) bit 15 is a one:
		1. **For U1**
			1. Write the following bits values to U1 Register 6 to start program FPGA Config Data from SRAM to ROM
				1. 10..9 = 01
				2. 8 = 1
				3. 7 = 0
				4. 6..3 = **0011**
			2. Poll U1 Register 17 (Status 2) bit 15 until it is a one. One indicates that Fpga Config is done reading Config Data from ROM and storing to SRAM.
			3. Write the following bits values to U1 Register 6 to ready for next command
				1. 10..9 = 01
				2. 8 = 0
				3. 7 = 0
				4. 6..3 = **0011**
			4. Follow steps under ReadBack FPGA Config Data to SRAM to verify that data is the ROM match MCS file.
	7. Rebooting FPGA (Reloading FPGA with Config Data from ROM):
		1. Before issuing this command, make sure the Config Data for U1 is corrected because U1 code contains the Configuration algorithm. If wrong code is loaded into U1, a local reload (with a lab top) has to be done. This command will reboot all three FPGA
		2. **For all FPGA**
			1. Write the following bits values to U3 Register 7 to reboot all FPGA
				1. **2..0 = 101**
				2. **2..0 = 010**
				3. **2..0 = 101**
1. **Board Serial Number**
	1. The board serial number is stored in Serial ROM (SROM) in ASCII format. The board serial number is CTPV2xxx where xxx is (ASCII) number of the board. The serial ROM is connected to U3.
	2. Steps to read the board serial number
		1. Set SROM Address variable to zero.
		2. Write SROM Address variable to **U3** Config 2 bits 9..0
		3. Set Bit 15 of **U3** Config 2 to read one byte at SROM Address
		4. Reset Bit 15 of **U3** Config 2.
		5. Poll bit 15 of **U3** Status 3 for Read Done
		6. Read byte (in ASCII) from **U3** Status 3 bits 7..0.
		7. ReSet Bit 15 of **U3** Config 2.
		8. Increment SROM Address.
		9. Repeat 9.2.1 to 9.2.7 for the remain Bytes.
2. **Steps to Align Data from FLASH**
	1. **Set** control\_mgt bit 0. This Reset MGT Channels.
	2. **Reset** control\_mgt bit 0. Wait 1 uS for all channels to come up
	3. **ReSet** control\_mgt bit 1. This instruct FADC to send Counting Sequence to CTP
	4. **Set** control\_mgt register Bit 2 of all FLASH board. This allows FLASH board(s) to send alignment sequence to CTP.
	5. **Set** Config1 register Bit 3 of U1, U3, and U24 of CTPV2 board. This allows U1, U3, and U24 to execute alignment routine.
	6. Bring SYNC line to high to all boards for at least 1uS.
	7. Bring SYNC line back to low.
	8. **Reset** control\_mgt register Bit 2 of all FLASH board. This disables FLASH from sending alignment sequence at SYNC.
	9. **Reset** Config1 register Bit 3 of U1, U3, and U24. This disables U1, U3, and U24 from executing alignment routine at SYNC.
	10. Poll Status 1 Bit 9 of U24 for a one. This indicates the alignment is successful. If this bit does not go high after 200nS, there is something wrong.
	11. **Set** control\_mgt bit 1. This instruct FADC to send data from ADC FPGA to CTP
3. **Crate ID**
	1. The 16-bits Crate ID is to identify the location of the crate in a system. It is programmable by the user and sent to the SSP on the lower sixteen bits of the first 64-bits word
4. **BCAL Trigger Algorithm:**
	1. Sum ADC samples from two FADC250 boards.
		1. SumN = F1SampleN + F2SampleN
	2. Sum Up SumN in sliding window.
		1. SlideSumI = SumFrom0ToWindowWidth (SumN)
		2. WindowWidth is the number of samples in the summation. It is user programmable.
		3. One WindowWidth is one 7-bits user programmable register applied to all FADC pairs..
	3. Set a bit when SlideSumI is greater than Threshold.
		1. Threshold is one 16-bit programmable register for all FADC pairs.
	4. The 32-bit data format is described in “Some specification on the FADC250 and CTP trigger firmware for Hall D calorimeters. “ by A. Somov
	5. See Figure 2 for an example of processing
5. **Front Panel Input:**
	1. Front panel LVDS inputs 4 to 1 are mapped to Data to SSP bits 11-8. They can be unable by Config 3 bits 15 to 12 respectively in that when a bit is set, the correspond bit of SSP data is that state of the LVDS inputs. The mapping is as shown in Figure 3: Front Panel Inputs Mapping:.
6. **Register File**

**I-Square-C Address Mapping**

|  |  |  |  |
| --- | --- | --- | --- |
| **I-Square-C Board Address** | **I-Square-C Sub Address** | **R/W** | **Function** |
| **0 (U1)** | **0** | **R** | **Status 0****15: Payload 13 MGT Channel Up****14: Payload 11 MGT Channel Up****13: Payload 9 MGT Channel Up****12: Payload 7 MGT Channel Up****11: Undefine****10: Undefine** **9: Payload 15 MGT Lane 1 Up** **8: Payload 15 MGT Lane 0 Up** **7: Payload 13 MGT Lane 1 Up** **6: Payload 13 MGT Lane 0 Up** **5: Payload 11 MGT Lane 1 Up** **4: Payload 11 MGT Lane 0 Up** **3: Payload 9 MGT Lane 1 Up** **2: Payload 9 MGT Lane 0 Up** **1: Payload 7 MGT Lane 1 Up** **0: Payload 7 MGT Lane 0 Up**  |
|  | **1** | **R** | **Status 1****15..2: Undefine** **1: Payload 15,13,11,9,7 MGT Channels Up** **0: Payload 15 MGT Channel Up**  |
|  | **2** | **R/W** | **Config 0** **6: Enable Payload 7** **8: Enable Payload 9****10: Enable Payload 11****12: Enable Payload 13****14: Enable Payload 15** |
|  | **3** | **R/W** | **Config 1****3: Enable Alignment of Data from FLASH on falling edge of Sync****1: Init All MGT** |
|  | **4** | **R** | **Die Temperature** |
|  | **5** | **R** | **Vint** |
|  | **6** | **R/W** | **Config 2****Fpga Configuration:** **10..9 = 1 -> Sel U1 for configuration** **= 2 -> Sel U3 for configuration** **= 3 -> Sel U24 for configuration** **8 = Rising edge Execute Opcode** **7 = 1 Select SRAM for writing** **6..3 = 0 -> PROGRAM\_DATA\_U1.**  **1 -> PROGRAM\_DATA\_U3.**  **2 -> PROGRAM\_DATA\_U24.**  **3 -> READ\_DATA\_U1.**  **4 -> READ\_DATA\_U3.**  **5 -> READ\_DATA\_U24.**  **6 -> READ\_EPROM\_ID\_U1.**  **7 -> READ\_EPROM\_ID\_U3.**  **8 -> READ\_EPROM\_ID\_U24.** **9 -> ERASE\_EPROM\_U1**  **A -> ERASE\_EPROM\_U3**  **B -> ERASE\_EPROM\_U24**  **C ->**  **D ->**  **E ->**  **F ->**  **2..0 = undefine** |
|  | **7** | **R/W** | **Config 3****Fpga Configuration:** **9..0 -> Config ROM Block Number to Erase** |
|  | **8** | **R/W** | **Config 4****Sram Data****15..0 = Data to be written to SRAM** |
|  | **9** | **R/W** | **Config 5** **Sram Address****15..0 = Sram Address 15..0** |
|  | **10** | **R/W**  | **Config 6****Sram Address, R/W****15 = Rising edge write Sram Data to Sram Address****14 = Rising edge read Data at Sram Address. Data is available at Data From Sram** **13..6 = undefined** **5..0 = Sram Address 21..16** |
|  | **11** | **R** | **Status 3****Data From Sram****15..0 = Data read from Sram Address** |
|  | **12-16** |  | **Undefine** |
|  | **17** | **R** | **Status 2****15: 1 -> Fpga Config is Idle. Ready for opcode****14..0: Firmware Version** |
| **----------------** | **---------------** | **-------** | **--------------------------------------------------------** |
|  |  |  |  |
| **1 (U3)** | **0** | **R** | **Status 0****15: Payload 14 MGT Channel Up****14: Payload 12 MGT Channel Up****13: Payload 10 MGT Channel Up****12: Payload 8 MGT Channel Up****11: Undefine****10: Undefine** **9: Payload 14 MGT Lane 1 Up** **8: Payload 14 MGT Lane 0 Up** **7: Payload 12 MGT Lane 1 Up** **6: Payload 12 MGT Lane 0 Up** **5: Payload 10 MGT Lane 1 Up** **4: Payload 10 MGT Lane 0 Up** **3: Payload 8 MGT Lane 1 Up** **2: Payload 8 MGT Lane 0 Up** **1: Payload 6 MGT Lane 1 Up** **0: Payload 6 MGT Lane 0 Up** |
|  | **1** | **R** | **Status 1****15..2: Undefine** **1: Payload 16,14,12,10,8 MGT Channels Up** **0: Payload 16 MGT Channel Up** |
|  | **2** | **R/W** | **Config 0** **7: Enable Payload 8** **9: Enable Payload 10****11: Enable Payload 12****13: Enable Payload 14****15: Enable Payload 16** |
|  | **3** | **R/W** | **Config 1****3: Enable Alignment of Data from FLASH on falling edge of Sync****1: Init All MGT** |
|  | **4** | **R** | **Die Temperature** |
|  | **5** | **R** | **Vint** |
|  | **6** | **R/W** | **Config 2****SROM****15: Rising edge read byte from SROM Address****9..0: SROM Address** |
|  | **7** | **R/W** | **Config 3** **2..0 = 5 -> reboot ALL FPGA** |
|  | **8-10** |  | **Undefine** |
|  | **11** | **R** | **Status 3****Data From Serial ROM****15: ASCII Data from SROM Valid****7..0: ASCII Data read from SROM Address** |
|  | **12=16** |  | **Undefine** |
|  | **17** | **R** | **Status 2****15: Undefine****14..0: Firmwarw Version** |
| **----------------** | **---------------** | **-------** | **--------------------------------------------------------** |
|  |  |  |  |
| **2 (U24)** | **0** | **R** | **Status 0****15: Payload 2 MGT Channel Up****14: Payload 5 MGT Channel Up****13: Payload 1 MGT Channel Up****12: Payload 3 MGT Channel Up****11: Payload 6 MGT Lane 1 Up****10: Payload 6 MGT Lane 0 Up** **9: Payload 4 MGT Lane 1 Up** **8: Payload 4 MGT Lane 0 Up** **7: Payload 2 MGT Lane 1 Up** **6: Payload 2 MGT Lane 0 Up** **5: Payload 5 MGT Lane 1 Up** **4: Payload 5 MGT Lane 0 Up** **3: Payload 1 MGT Lane 1 Up** **2: Payload 1 MGT Lane 0 Up** **1: Payload 3 MGT Lane 1 Up** **0: Payload 3 MGT Lane 0 Up** |
|  | **1** | **R** | **Status 1****15..9: Undefine** **9: DataAlign Done** **8: Error in Sum in Test Mode** **7: Fiber Channel Ready** **6: Fiber Lane Remote Up** **5: Fiber Lane Byte Align** **4: Fiber Lane Channel Align** **3: History Data REady** **2: Payload 6 MGT Channel Up** **1: Payload 1,2,3,4,5,6 MGT Channels Up** **0: Payload 4 MGT Channel Up** |
|  | **2** | **R/W** | **Config 0** **0: Enable Payload 1** **1: Enable Payload 2** **2: Enable Payload 3** **3: Enable Payload 4** **4: Enable Payload 5** **5: Enable Payload 6** |
|  | **3** | **R/W** | **Config 1****15..3:**  **3: Enable Alignment of Data from FLASH on falling edge of Sync**  **2: Reset Fiber MGT** **1: Init All MGT** **0: History Arm** |
|  | **4** | **R** | **U24 FX100T Die Temperature** |
|  | **5** | **R** | **U24 FX100T Vint** |
|  | **6** | **R/W** | **Undefine** |
|  | **7** | **R/W** | **Undefine** |
|  | **8** | **R/W** | **Final Sum Threshold LSB** |
|  | **9** | **R/W** | **Final Sum Threshold MSB** |
|  | **10** | **R** | **History Buffer Data LSB** |
|  | **11** | **R** | **History Buffer Data MSB** |
|  | **12** | **R/W** | **SD Test Control Register****Bits:****0 : Reset SYNC Count Reg 14****1 : Reset TRIG 1 Count Reg 15****2 : Reset TRIG 2 Count Reg 16** |
|  | **13** | **R** | **SD Clock Frequency (MHz)****Bits (7.. 0) : Clock 250 Count (Should be 250 +/- 2)**  |
|  | **14** | **R** | **Count Rising Edge of Sync From SD****Bits (15:0) Count Rising Edge of SYNC from SD. Sync must be high for at least 30 nS**  |
|  | **15** | **R** | **Count Rising Edge of Trig1 from SD****Bits (15:0) Count Rising Edge of TRIG1 from SD. Sync must be high for at least 30 nS**  |
|  | **16** | **R** | **Count Rising Edge of Trig2 from SD****Bits (15:0) Count Rising Edge of TRIG2 from SD. Sync must be high for at least 30 nS**  |
|  | **17** | **R** | **Status 2:****15: Undefine****14..0: Firmware Version** |
|  | **18** | **R/W** | **Config 2: Crate ID** |
|  | **19** | **R/W** | **Config 3:****15..12 🡪 Enable Front Panel Input 4 to 1****6..0 🡪 BCAL Window Width** |
|  | **20** | **R/W** | **Config 4:****15..0 🡪 BCAL Threshold** |

The history data advance after Data MSB is read. Hence read LSB then MSB.

**Channel Number to PayLoad Mapping:**

|  |  |  |
| --- | --- | --- |
| **FPGA**  | **FADC # Channel** | **Payload** |
| U24 | 0 | 3 |
|  | 1 | 1 |
|  | 2 | 5 |
|  | 3 | 2 |
|  | 4 | 4 |
|  | 5 | 6 |
|  |  |  |
| U1 | 0 | 7 |
|  | 1 | 9 |
|  | 2 | 11 |
|  | 3 | 13 |
|  | 4 | 15 |
|  |  |  |
| U3 | 0 | 8 |
|  | 1 | 10 |
|  | 2 | 12 |
|  | 3 | 14 |
|  | 4 | 16 |
|  |  |  |
|  |  |  |

Temperature\_C = ((float)TempRegValue \* 503.975/1024) - 273.15;

Front Panel LED:

+5V

D

C

B

A

6

5

4

3

C

B

A

2

1

0

LED 1 = U1

LED 0 = U3

LED2-6 = U24

PLL Lock

Trigger

Fiber OK

U24 Heart Beat

U3 Heart Beat

U1 Heart Beat

Data Alignment Done

Front Panel LVDS IN, LVDS OUT:

-

+

Trig Out

-

+

LVDS IN

LVDS OUT

1

8

P N

1-4 Mapped to SSP Data bits 11-8

P N

Figure 2: Example for one pair of FADC250 processing:

0+1+2+3+

4+5+6+7

0+1+2+3

0+1+2

0+1

F1SampleN

F2SampleN

SumN

Sample #

0

2

4

6

8

SlideSumI

Threshold

BIT

Figure 3:

Front Panel Inputs Mapping:

|  |  |  |
| --- | --- | --- |
| Front Panel LVDS pairs | Config 3 bit | Data to SSP Bit |
| 1 | 12 | 11 |
| 2 | 13 | 10 |
| 3 | 14 | 9 |
| 4 | 15 | 8 |
|  |  |  |

Appendix A:

 Notes:

* Block Erase is used because Chip Erase Command is currently not supported by the IC AT45DB642
* Buffer To Memory Page Program without Built-in Erase is used because with Built-in Erase does not seems to work reliable.
* It takes 3199 pages of AT45DB642 memory to hold config. Data for FX70T. It takes 13 minutes presently to do this.