

Nuclear Physics Division Fast Electronics Group

Firmware for VXS Crate Trigger Processor Version 2 (CTPV2) BCAL and FCAL Module

Feb 27, 2014

Hai Dong

Table of Contents

Section	Title	Page
1.0	Introduction	3
2.0	FX70T (U1, U3) VHDL Code	
3.0	FX100T (U24) VHDL Code	
4.0	I-SQUARE-C Code	
5.0	Total Delay	
6.0	LED	
7.0	SD Test Code	
8.0	Configuring FPGA from I-SQUARE-C Bus	
9.0	Board Serial Number	
9.0	Register File	

1.0 Introduction

The firmware for the Crate Trigger Module (CTP) is written in VHDL. The CTP module has two XC5VLV50 (U1, U3) that has same VHDL code and one XC5VLV110 (U24) that has its own VHDL code. LV50 VHDL code receives data from five FADC, aligns the data, and sends the data in sync with system clock to the LV110. The LV110 receives data from six FADC and both LV50, aligns the data, processes the data, and sends the result to Fiber located at the front panel.

This firmware has the addition of BCAL processing described in Section 12.0.

2.0 FX70T (U1,U3) VHDL Code

2.1 Receive data from FADC

The VHDL code receives data from five FADC using Xilinx Aurora operating at 2.5Gbits, aligns the data, and sends the data 80 bits synchronized with 250MHz clock. The Aurora protocol provides control and interface signals: Lane_up, Channel_up, Rx_src_rdy_n, Tx_src_rdy_n, Tx_dst_rdy_n. The functions for these signals are as follow:

- Lane_up: indicates FADC MGT and CTP GTP are able to send and receiving data from each other.
- Channel_up: indicates the data from the lanes if more than one are in alignment.
- Tx_dst_rdy_n: indicates that the transmitter is ready to send data
- Tx_src_rdy_n: tell the transmitter to send user data.
- Rx_src_rdy_n: indicates that the receiver has user data

2.2 Aligning Data

In the 12 Gev Trigger System, Sync is distributed in time to all sixteen FADC250V2 and CTP modules in a crate. When Sync goes high, FADC250 stops sending data and CTP reset all its circuitries and buffers. Sync has to be high for at least 500 nS to allow the MGT to completely flush its buffers. When Sync goes low, the FADC250 send value 2 for one 16 bits and value 1 for the other 16 bits on the 2 MGT lanes 0 and 1. Values 2 and 1 are sent 3 times. Which value is sent on lane 0 and 1 is depend on when the Sync arrived at the FADC250. The CTP uses these values to align data from all 16 FADC250 in time and words order. After aligning the data from 5 FADC250, U1 sends data to U24 via 80 LVDS lines. U3 does the same as U1. U24 aligns the data from 6 FADC250, wait for data from U1 and U3, processes, and sends data to SSP through fiber. First Word Fall Through FIFO is used to used to indicate when first values 2 and 1 are received. This process is enable when bit 3 of Config1 is a one.

Demultiplexed Data to VLX110 (U24)

The 32-bits data from each FADC is de-multiplexed into two 16-bits words with bits 31-16 send to U24 first. The 16-bits word is registered (F1_F3_D) and sends to U24 along with DatRdy. After Sync goes low, DatRdy goes high along with all values 2 output. DatRdy goes low when Sync goes high. The 250 MHz input clock is routed inside the FPGA to output pins (CLK_FPGA1_3). The LV110 uses CLK_FPGA1_3 to capture F1_F3_D and Datrdy.

2.3 Disable FADC

Data from FADC can be disabled by writing to Configuration register via I-square-C interface. When disabled, the code does not wait for data from that FADC250. The bits corresponded to that FADC are zero going.

2.4 Processing Delay

2.5 Xilinx System Monitor.

Xilinx System Monitor feature that indicates the die temperature and VCCINT and VCCAUX Supply is included. The data is mapped into register file that can be read back through I-Square-C. The host has to convert binary data to temperature and voltage (See Xilinx UG192).

3.0 FX100T (U24) VHDL code

3.1 Receive data from FADC

The procedure for receiving data from six FADC is identical to U1 and U3.

3.2 Receive data from U1 and U3

When Datrdy is high, 80 bits data is clocked into 512_80 FIFO. Five-hundred words deep can handle 2uS skewing between the two VLX50. The number of clock from Datrdy going high to data FIFO empty going low is 8 (32 ns).

3.3 Aligning Data.

Aligning data from six FADC250 is the same as U1 and U3. When Datrdy from U1 goes high, U24 allows words from U1 to be written into First-Word-Fall-Through FIFO. It does the same with U3. When words values of 2 are at the output of these FIFO, the FIFO are read at the same time. This process is enable when bit 3 of Config1 is a one.

3.4 **Summing Data.**

The data is de-multiplexed and add in stages as shown below. The stages are used to make 250 MHz clocking using Xilinx FPGA lowest cost (speed grade 1).

3.4.1 First stage

- 1^{st} _A0 = VLX50 #1 bit (15..0), (31..16), (47..32)
- 1^{st} _A1 = VLX50 #1 bit (63..48), (79..64)
- 2^{nd} _A0 = VLX50 #2 bit (15..0), (31..16), (47..32)
- 2^{nd} A1 = VLX50 #2 bit (63..48), (79..64)

2.1.2 Second stage

- $1^{st}_B = 1^{st}_A 0 + 1^{st}_A 1$
- $2^{nd} B = 2^{nd} A0 + 2^{nd} A1$
- $SUM_A = FADC_0 + FADC_1 + FADC_2$
- SUM B = FADC 3 + FADC 4 + FADC 5

2.1.3 Third stage

- $1^{\text{st}} 2^{\text{nd}} = 1^{\text{st}} B + 2^{\text{nd}} B$
- $SUMA_B = SUMA + SUMB$

2.1.4 Fourth stage

• Final_SUM = 1^{st} _2nd + SUMA_B

3.5 Multiplexing Final SUM

In the CTP the FIBER data consisted of 4 Aurora Lanes operating at 2.5Gibits. Each lane provides 16bits for a total of 64-bits every 8 NS. Since the 20-bits Final Sum is occurring at 4 NS, two Final Sum is packed (multiplexed) into one transmission. Final Sum # even is packed into bits 39 to 30 while Final Sum # odd is packed into bits 19 to 0. As of this date 03/10/09 bits 63..40 are set to zeroes.

3.6 **Disable FADC**

An FADC can be Data from FADC can be disabled by writing to Configuration register via I-square-C interface. When disabled, the code does not wait for data from that FADC. The bits corresponded to that FADC are zero in the summing process.

3.7 **Processing Delay**

The number of clock from Datrdy (from VLX50) going high to FIFO empty going low is 8 clock (32 nS). Adder stages take 11 clock (44 ns).

3.8 Threshold

A register accessed through I-Square-C provides a threshold for the final sum . When the final sum is above the threshold, Trigger Output at the front panel is active high. If the History Buffer described below is armed, 256 additional sums are stored and ready to be read out.

3.9 **History Buffer**

The History Buffer stores 512 Final Sum values. Halves of the values are before Final Sum cross the threshold and halves are after. It is controlled and read out via I-Square-C. The steps to use the history buffer are as follow:

- Host sets ARM to one.
- Host sets ARM to zero.
- After 256 Final Sum are stored in Memory, waiting for Final Sum to go above threshold. Continues storing Final Sum
- When Final Sum reach threshold. 256 more values are stored.
- Stops storing.
- Host polled for DataReady for high.
- Read as much values as host wanted. Data read back is auto increment.
- Host sets ARM to clear DataReady.

3.10 **Automate Testing.**

The integrity of the data transfer from FADC250 to CTP can be verified. When bit 1 of MGT_CTRL register in FADC250 is 0, counting sequences (0,1,2,3,4, etc,). The CTP adds the data from all enable FADC250 and compare to expected sum. For example, if 8 FADC250 are enable, the expected Sum are 0, 8, 16, 24, 32, etc. If at any time the actual Sum and the expected Sum are not equaled, ERROR_LATCH_FS variable goes high and stay high until Sync goes high. To use this feature:

- Execute all steps except the last step (10.11) in "Steps to Align Data from FLASH". Leave FADC250 control_mgt bit 1 a zero..
- Wait for however long the testing is desire.
- Read Is2 status register bit ERROR_LATCH_FS. If it is zero the data from the FADC250 are OK.

• Make bit 1 of of MGT_CTRL register in FADC250 one. ERROR_LATCH_FS should be one because data from FADC250 is not counting sequence.

3.11 **Xilinx System Monitor**

Xilinx System Monitor feature that indicates the die temperature and VCCINT and VCCAUX Supply is included. The data is mapped into register file that can be read back through I-Square-C. The host has to convert binary data to temperature and voltage (See Xilinx UG192).

4.0 I-Square-C interface

Data is written to and read from the CTP serially from VXS P1 connector. The serial interface consists of an input clock bit and a bidirectional data bit that connected to all three FPGA. The FPGA de-serializes the data bits and listens for its address. The FPGA have non-overlapping address and responses when it is addressed. Each Register is 16 bits wide.

5.0 Total Processing Delay

It takes a total of 27 clocks (8 from VLX50, 8 to receive data from VLX50, 11 from adder stages) from the time data arrived from the slowest FADC to produce the first Final Sum.

6.0 LED

```
LED(0) <= HEART_BEAT_250;

LED(1) <= HEART_BEAT_200;

LED(2) <= ABOVE_THREDSHOLD_BUF_Q(0); --; Heartbeat 200

LED(3) <= indicate all MGT lanes and all MGT Channels of U24 are OK.

LED(4) <= HEART_BEAT_INIT;

LED(5) <= Indicate there is not Fiber Fault and Fiber is ready---

LED(6) <= '1';
```

7.0 SD Test Code

- 7.1 Count Rising Edge of Sync, Trig1, Trig2 from SD.
- 7.2 Measure Clock from SD (should be 250 MHz)
- 7.3 Connect SD_IN_SPARE 0 to SD_OUT_SPARE 0
- 7.4 Connect SD IN SPARE 1 to SD OUT SPARE 1

8.0 Configuring FPGA from I-SQUARE-C Bus

This feature allows FPGA configuration data to be downloaded from I-Square-C and stored into one of the three Configuration ROMs which are AT45DB642. U1, U3, and U24 have a separate Configuration ROM. This feature also allows rebooting (reloading) the FPGA. CTPV2 FpgaConfigExamples.C shows the routines. When writing C code the first time, it is recommend to write and verify the C Code for

the Read FPGA Config Data from ROM to SRAM. This is to minimize the mistake of continuously Erasing and Programming the ROM. ROM is rated for 100,000 erases/writes cycles.

- 8.1 The overall steps are (details steps follow):
 - 8.1.1 Host issues Erase Commands to U1 to erase U1, U3, or U24.
 - 8.1.2 Host downloads the entire FPGA Configuration Data (MCS file) for U1, U3, or U24's Configuration ROM to U1. U1 stores the data on onboard SRAM
 - 8.1.3 Host read back data from SRAM for verification.
 - 8.1.4 Host issues command to U1 to store data from SRAM into U1, U3, or U24's Configuration. ROM. Host wait until U1 finishes storing data to ROM
 - 8.1.5 Host issues command to U1 to read Configuration ROM of U1, U3, or U24 to SRAM. Host wait for U1 to finish reading
 - 8.1.6 Host reads data from SRAM and verifies that data is corrected. If data does not match the MCS file, host can redo steps 8.1.1 to 8.1.6.
 - 8.1.7 If desire (not necessary) host can repeat steps 8.1.1 to 8.1.6 for the remaining FPGA.
 - 8.1.8 Host issues command to U3 to reboot ALL FPGA. There is no command to reboot individual FPGA.
- 8.2 Erase Command (See Register File) Make sure U1 Register 17 (Status 2) bit 15 is a one:
 - 8.2.1 **For U1**
 - 8.2.1.1 Initialize variable Config_ROM_Block_Number_to_Erase to zero.
 - 8.2.1.2 Write Config_ROM_Block_Number_to_Erase to U1 Register 7 bit 9..0
 - 8.2.1.3 Write the following bits values to U1 Register 6 to start Erase U1 Rom

$$8.2.1.3.1$$
 $10..9 = 01$
 $8.2.1.3.2$ $8 = 1$
 $8.2.1.3.3$ $7 = 0$
 $8.2.1.3.4$ $6..3 = 1001$

- 8.2.1.4 Poll U1 Register 17 (Status 2) bit 15 until it is a one. Fpga Config is done erasing Config_ROM_Block_Number_to_Erase.
- 8.2.1.5 Write the following bits values to U1 Register 6 to ready for next command

$$8.2.1.5.1$$
 $10..9 = 01$
 $8.2.1.5.2$ $8 = 0$
 $8.2.1.5.3$ $7 = 0$
 $8.2.1.5.4$ $6..3 = 1001$

- 8.2.1.6 Increment Config_ROM_Block_Number_to_Erase
- 8.2.1.7 **WAIT** for 220 milliSecond. This is the time the ROM takes to Erase one block.

8.2.1.8 Repeat 8.2.1.2 to 8.2.1.6 for

Config_ROM_Block_Number_to_Erase from 1 to 1023 to erase all 1024 ROM's Blocks.

- 8.2.2 For U3
 - 8.2.2.1 Initialize variable Config_ROM_Block_Number_to_Erase to zero.
 - 8.2.2.2 Write Config_ROM_Block_Number_to_Erase to U1 Register 7 bit 9..0
 - 8.2.2.3 Write the following bits values to U1 Register 6 to start Erase U1 Rom

$$8.2.2.3.1$$
 $10..9 = 10$
 $8.2.2.3.2$ $8 = 1$
 $8.2.2.3.3$ $7 = 0$
 $8.2.2.3.4$ $6..3 = 1010$

- 8.2.2.4 Poll U1 Register 17 (Status 2) bit 15 until it is a one. Fpga Config is done erasing Config_ROM_Block_Number_to_Erase.
- 8.2.2.5 Write the following bits values to U1 Register 6 to ready for next command

$$8.2.2.5.1$$
 $10..9 = 10$
 $8.2.2.5.2$ $8 = 0$
 $8.2.2.5.3$ $7 = 0$
 $8.2.2.5.4$ $6..3 = 1010$

- 8.2.2.6 Increment Config_ROM_Block_Number_to_Erase.
- 8.2.2.7 Repeat 8.2.2.2 to 8.2.2.6 for

Config_ROM_Block_Number_to_Erase from 1 to 1023 to erase all 1024 ROM's Blocks.

- 8.2.3 For U24
 - 8.2.3.1 Initialize variable Config_ROM_Block_Number_to_Erase to zero.
 - 8.2.3.2 Write Config_ROM_Block_Number_to_Erase to U1 Register 7 bit 9..0
 - 8.2.3.3 Write the following bits values to U1 Register 6 to start Erase U1 Rom

$$8.2.3.3.1$$
 $10..9 = 11$
 $8.2.3.3.2$ $8 = 1$
 $8.2.3.3.3$ $7 = 0$
 $8.2.3.3.4$ $6..3 = 1011$

- 8.2.3.4 Poll U1 Register 17 (Status 2) bit 15 until it is a one. Fpga Config is done erasing Config_ROM_Block_Number_to_Erase.
- 8.2.3.5 Write the following bits values to U1 Register 6 to ready for next command

$$8.2.3.5.1$$
 $10..9 = 11$
 $8.2.3.5.2$ $8 = 0$
 $8.2.3.5.3$ $7 = 0$
 $8.2.3.5.4$ $6..3 = 1011$

8.2.3.6 Increment Config_ROM_Block_Number_to_Erase

8

8.2.3.7 Repeat 8.2.3.2 to 8.2.3.6 for

Config_ROM_Block_Number_to_Erase from 1 to 1023 to erase all 1024 ROM's Blocks.

- 8.3 Download FPGA Config Data to SRAM (See Register File) Make sure U1 Register 17 (Status 2) bit 15 is a one:
 - 8.3.1 **For U1, U3, U24**
 - 8.3.1.1 Write the following bits values to U1 Register 6 to select SRAM for writing.

$$8.3.1.1.1$$
 $10..9 = 00$
 $8.3.1.1.2$ $8 = 0$
 $8.3.1.1.3$ $7 = 1$
 $8.3.1.1.4$ $6..3 = 0000$

- 8.3.1.2 Initialize 22 bits variable SRAM Address to 0
- 8.3.1.3 Read 2 bytes from Xilinx MCS data bytes to variable SRAM_DATA. The first byte read go to bits 15..8 and the second byte read go to bits 7..0.
- 8.3.1.4 Write SRAM_DATA to U1 Register 8
- 8.3.1.5 Write bits 15..0 of SRAM_Address to U1 Register 9.
- 8.3.1.6 Write the following bits values to U1 Register 10 to write SRAM_Data to SRAM_Address.

8.3.1.7 Write the following bits values to U1 Register 10 to ready for the next write.

- 8.3.1.8 Increment SRAM Address
- 8.3.1.9 Repeat 8.3.1.2 to 8.3.1.8 for remaining bytes in MCS file
- 8.4 ReadBack FPGA Config Data to SRAM (See Register File) Make sure U1 Register 17 (Status 2) bit 15 is a one:
 - 8.4.1 **For U1, U3, U24**
 - 8.4.1.1 Write the following bits values to U1 Register 6 to select SRAM for reading.

$$8.4.1.1.1$$
 $10..9 = 00$
 $8.4.1.1.2$ $8 = 0$
 $8.4.1.1.3$ $7 = 1$
 $8.4.1.1.4$ $6..3 = 0000$

- 8.4.1.2 Initialize 22 bits variable SRAM_Address to 0
- 8.4.1.3 Read 2 bytes from Xilinx MCS data bytes to variable SRAM_DATA. The first byte read go to bits 15..8 and the second byte read go to bits 7..0.
- 8.4.1.4 Write bits 15..0 of SRAM_Address to U1 Register 9.
- 8.4.1.5 Write the following bits values to U1 Register 10 to read SRAM_Data from SRAM_Address.

$$8.4.1.5.1 \quad 15 = 0$$

8.4.1.5.2
$$14 = 1$$

$$8.4.1.5.3$$
 $5..0 = SRAM_Address bits 21..16$

- 8.4.1.6 Poll U1 Register 17 (Status 2) bit 15 until it is a one.
- 8.4.1.7 Write the following bits values to U1 Register 10 to ready for the next write.

$$8.4.1.7.1 \quad 15 = 0$$

$$8.4.1.7.2 \quad 14 = 0$$

8.4.1.7.3
$$5..0 = SRAM_Address bits 21..16$$

- 8.4.1.8 Read Data From SRAM at U1 Register 11
- 8.4.1.9 Compare Data From SRAM (8.4.1.8) to SRAM_DATA (8.4.1.3)
- 8.4.1.10 Increment SRAM Address
- 8.4.1.11 Repeat 8.3.1.2 to 8.3.1.8 for remaining bytes in MCS file
- 8.5 Program FPGA Config Data from SRAM to ROM (See Register File) Make sure U1 Register 17 (Status 2) bit 15 is a one:

8.5.1 **For U1**

8.5.1.1 Write the following bits values to U1 Register 6 to start program FPGA Config Data from SRAM to ROM

$$8.5.1.1.1 \quad 10..9 = 01$$

$$8.5.1.1.2$$
 $8 = 1$

$$8.5.1.1.3 \quad 7 = 0$$

$$8.5.1.1.4$$
 $6..3 = 0000$

8.5.1.2 Poll U1 Register 17 (Status 2) bit 15 until it is a one. One indicates that Fpga Config is done storing Config Data to ROM-Opcodes 0,1,2 can only be issued at 10 minutes interval to prevent exceeding the ROM (AT45DB642) maximum write of 100,000 times.

8.5.1.3 Write the following bits values to U1 Register 6 to ready for next command

$$8.5.1.3.1 \quad 10..9 = 01$$

$$8.5.1.3.2 \quad 8 = 0$$

$$8.5.1.3.3 \quad 7 = 0$$

$$8.5.1.3.4$$
 $6..3 = 0000$

8.5.2 For U3

8.5.2.1 Write the following bits values to U1 Register 6 to start program FPGA Config Data from SRAM to ROM

$$8.5.2.1.1 \quad 10..9 = 10$$

$$8.5.2.1.2$$
 $8 = 1$

$$8.5.2.1.3 \quad 7 = 0$$

$$8.5.2.1.4$$
 $6..3 = 0001$

8.5.2.2 Poll U1 Register 17 (Status 2) bit 15 until it is a one. One indicates that Fpga Config is done storing Config Data to ROM. Opcodes 0,1,2 can only be issued at 10 minutes interval to prevent exceeding the ROM (AT45DB642) maximum write of 100,000 times.

8.5.2.3 Write the following bits values to U1 Register 6 to ready for next command

$$8.5.2.3.1$$
 $10..9 = 10$
 $8.5.2.3.2$ $8 = 0$
 $8.5.2.3.3$ $7 = 0$
 $8.5.2.3.4$ $6..3 = 0001$

8.5.3 For U24

8.5.3.1 Write the following bits values to U1 Register 6 to start program FPGA Config Data from SRAM to ROM

$$8.5.3.1.1$$
 $10..9 = 11$
 $8.5.3.1.2$ $8 = 1$
 $8.5.3.1.3$ $7 = 0$
 $8.5.3.1.4$ $6..3 = 0010$

- 8.5.3.2 Poll U1 Register 17 (Status 2) bit 15 until it is a one. One indicates that Fpga Config is done storing Config Data to ROM.

 Opcodes 0,1,2 can only be issued at 10 minutes interval to prevent exceeding the ROM (AT45DB642) maximum write of 100,000 times.
- 8.5.3.3 Write the following bits values to U1 Register 6 to ready for next command

$$8.5.3.3.1$$
 $10..9 = 11$
 $8.5.3.3.2$ $8 = 0$
 $8.5.3.3.3$ $7 = 0$
 $8.5.3.3.4$ $6..3 = 0011$

8.6 Read FPGA Config Data from ROM to SRAM (See Register File) Make sure U1 Register 17 (Status 2) bit 15 is a one:

8.6.1 **For U1**

8.6.1.1 Write the following bits values to U1 Register 6 to start program FPGA Config Data from SRAM to ROM

$$8.6.1.1.1$$
 $10..9 = 01$
 $8.6.1.1.2$ $8 = 1$
 $8.6.1.1.3$ $7 = 0$
 $8.6.1.1.4$ $6..3 = 0011$

- 8.6.1.2 Poll U1 Register 17 (Status 2) bit 15 until it is a one. One indicates that Fpga Config is done reading Config Data from ROM and storing to SRAM.
- 8.6.1.3 Write the following bits values to U1 Register 6 to ready for next command

$$8.6.1.3.1$$
 $10..9 = 01$
 $8.6.1.3.2$ $8 = 0$
 $8.6.1.3.3$ $7 = 0$
 $8.6.1.3.4$ $6..3 = 0011$

- 8.6.1.4 Follow steps under ReadBack FPGA Config Data to SRAM to verify that data is the ROM match MCS file.
- 8.7 Rebooting FPGA (Reloading FPGA with Config Data from ROM):

8.7.1 Before issuing this command, make sure the Config Data for U1 is corrected because U1 code contains the Configuration algorithm. If wrong code is loaded into U1, a local reload (with a lab top) has to be done. This command will reboot all three FPGA

8.7.2 For all FPGA

8.7.2.1 Write the following bits values to U3 Register 7 to reboot all FPGA

8.7.2.1.1 **2..0** = **101** 8.7.2.1.2 **2..0** = **010** 8.7.2.1.3 **2..0** = **101**

9.0 Board Serial Number

- 9.1 The board serial number is stored in Serial ROM (SROM) in ASCII format. The board serial number is CTPV2xxx where xxx is (ASCII) number of the board. The serial ROM is connected to U3.
- 9.2 Steps to read the board serial number
 - 9.2.1 Set SROM Address variable to zero.
 - 9.2.2 Write SROM Address variable to **U3** Config 2 bits 9..0
 - 9.2.3 Set Bit 15 of U3 Config 2 to read one byte at SROM Address
 - 9.2.4 Reset Bit 15 of **U3** Config 2.
 - 9.2.5 Poll bit 15 of **U3** Status 3 for Read Done
 - 9.2.6 Read byte (in ASCII) from U3 Status 3 bits 7..0.
 - 9.2.7 ReSet Bit 15 of **U3** Config 2.
 - 9.2.8 Increment SROM Address.
 - 9.2.9 Repeat 9.2.1 to 9.2.7 for the remain Bytes.

10.0 Steps to Align Data from FLASH

- 10.1 **Set** control_mgt bit 0. This Reset MGT Channels.
- 10.2 **Reset** control_mgt bit 0. Wait 1 uS for all channels to come up
- 10.3 **ReSet** control_mgt bit 1. This instruct FADC to send Counting Sequence to CTP
- 10.4 **Set** control_mgt register Bit 2 of all FLASH board. This allows FLASH board(s) to send alignment sequence to CTP.
- 10.5 **Set** Config1 register Bit 3 of U1, U3, and U24 of CTPV2 board. This allows U1, U3, and U24 to execute alignment routine.
- 10.6 Bring SYNC line to high to all boards for at least 1uS.
- 10.7 Bring SYNC line back to low.
- 10.8 **Reset** control_mgt register Bit 2 of all FLASH board. This disables FLASH from sending alignment sequence at SYNC.
- 10.9 **Reset** Config1 register Bit 3 of U1, U3, and U24. This disables U1, U3, and U24 from executing alignment routine at SYNC.
- 10.10 Poll Status 1 Bit 9 of U24 for a one. This indicates the alignment is successful. If this bit does not go high after 200nS, there is something wrong.
- 10.11 **Set** control_mgt bit 1. This instruct FADC to send data from ADC FPGA to CTP

11.0 Crate ID

11.1 The 16-bits Crate ID is to identify the location of the crate in a system. It is programmable by the user and sent to the SSP on the lower sixteen bits of the first 64-bits word

12.0 BCAL Trigger Algorithm:

- 12.1 Sum ADC samples from two FADC250 boards.
 - 12.1.1 SumN = F1SampleN + F2SampleN
- 12.2 Sum Up SumN in sliding window.
 - 12.2.1 SlideSumI = SumFrom0ToWindowWidth (SumN)
 - 12.2.2 WindowWidth is the number of samples in the summation. It is user programmable.
 - 12.2.3 One WindowWidth is one 7-bits user programmable register applied to all FADC pairs..
- 12.3 Set a bit when SlideSumI is greater than Threshold.
 - 12.3.1 Threshold is one 16-bit programmable register for all FADC pairs.
- 12.4 The 32-bit data format is described in "Some specification on the FADC250 and CTP trigger firmware for Hall D calorimeters." by A. Somov
- 12.5 See Figure 2 for an example of processing. Figure 4 for VHDL block diagram. Figure 5 for FLASH crate slot to BCAL Trigger Bits to SSP.

13.0 Front Panel Input:

13.1 Front panel LVDS inputs 4 to 1 are mapped to Data to SSP bits 11-8. They can be unable by Config 3 bits 15 to 12 respectively in that when a bit is set, the correspond bit of SSP data is that state of the LVDS inputs. The mapping is as shown in Figure 3: Front Panel Inputs Mapping:.

14.0 Scalers:

- 14.1 As shown in Figure 6, when a sample goes above (rising edge) a 20-bits threshold, the event counter will increment and activate Counter Inhibit. While the Counter Inhibit is active, sample that goes below and then above threshold (rising edge) do not increment the counter. The time that the Counter Inhibit remains active is user configurable from 0-64ns.
- 14.2 There are four 32-bits event counters and four 20-bits threshold. There is one 48- bits time stamp counter that increment every 4ns. The timestamp and counters are reset when SYNC is high and at power up.
- 14.3 The time stamp and counters are latched for reading on <u>rising edge</u> of Config 3 bit 14. After the counters are latched, if Config 3 bit 15 is a one, all four counters will be cleared.
- 14.4 The time stamp and counters registers can be read in any order.
- 14.5 Steps to read and clear counter.
 - 14.5.1 Set Config 3 bits 15 (to clear counters) and 14 (to latch counters)
 - 14.5.2Read Time Stamp and Counter registers
 - 14.5.3 Reset Config 3 bit 14 (to ready for next read).
- 14.6 Steps to read and NOT clear counters
 - 14.6.1 Reset Config 3 bit 15 (<u>Do not</u> clear counters) and Set bit 14 (to latch counters)
 - 14.6.2Read Time Stamp and Counters registers
 - 14.6.3 Reset Config 3 bit 14 (to ready for next read).

15.0 Register File

I-Square-C Address Mapping

_	ddress Mappin		Turn of the
I-Square-C	I-Square-C	R/W	Function
Board	Sub		
Address	Address	-	G A
0 (U1)	0	R	Status 0
			15: Payload 13 MGT Channel Up
			14: Payload 11 MGT Channel Up
			13: Payload 9 MGT Channel Up
			12: Payload 7 MGT Channel Up
			11: Undefine
			10: Undefine
			9: Payload 15 MGT Lane 1 Up
			8: Payload 15 MGT Lane 0 Up
			7: Payload 13 MGT Lane 1 Up
			6: Payload 13 MGT Lane 0 Up
			5: Payload 11 MGT Lane 1 Up
			4: Payload 11 MGT Lane 0 Up
			3: Payload 9 MGT Lane 1 Up
			2: Payload 9 MGT Lane 0 Up
			1: Payload 7 MGT Lane 1 Up
			0: Payload 7 MGT Lane 0 Up
	1	R	Status 1
			152: Undefine
			1: Payload 15,13,11,9,7 MGT Channels Up
			0: Payload 15 MGT Channel Up
	2	R/W	Config 0
			6: Enable Payload 7
			8: Enable Payload 9
			10: Enable Payload 11
			12: Enable Payload 13
			14: Enable Payload 15
	3	R/W	Config 1
			3: Enable Alignment of Data from FLASH on
			falling edge of Sync
			1: Init All MGT
	4	R	Die Temperature
	5	R	Vint
	6	R/W	Config 2
		24 11	Fpga Configuration:
			109 = 1 -> Sel U1 for configuration
			= 2 -> Sel U3 for configuration
			= 3 -> Sel U24 for configuration
			8 = Rising edge Execute Opcode
			7 = 1 Select SRAM for writing
			1 – 1 Sciect Skawi for writing

			63 = 0 -> PROGRAM_DATA_U1. 1 -> PROGRAM_DATA_U3. 2 -> PROGRAM_DATA_U24. 3 -> READ_DATA_U1. 4 -> READ_DATA_U3. 5 -> READ_DATA_U24. 6 -> READ_EPROM_ID_U1. 7 -> READ_EPROM_ID_U3. 8 -> READ_EPROM_ID_U24. 9 -> ERASE_EPROM_U1 A -> ERASE_EPROM_U3
			B -> ERASE_EPROM_U24 C -> D -> E ->
			F ->
		D /337	20 = undefine
	7	R/W	Config 3 Fpga Configuration: 90 -> Config ROM Block Number to Erase
	8	R/W	Config 4 Sram Data 150 = Data to be written to SRAM
	9	R/W	Config 5 Sram Address 150 = Sram Address 150
	10	R/W	Config 6 Sram Address, R/W 15 = Rising edge write Sram Data to Sram Address 14 = Rising edge read Data at Sram Address. Data is available at Data From Sram 136 = undefined 50 = Sram Address 2116
	11	R	Status 3 Data From Sram 150 = Data read from Sram Address
	12-16		Undefine
	17	R	Status 2 15: 1 -> Fpga Config is Idle. Ready for opcode
			140: Firmware Version
1 (U3)	0	R	Status 0

		15. Daylood 14 MCT Charmal Un
		15: Payload 14 MGT Channel Up
		14: Payload 12 MGT Channel Up
		13: Payload 10 MGT Channel Up
		12: Payload 8 MGT Channel Up
		11: Undefine
		10: Undefine
		9: Payload 14 MGT Lane 1 Up
		8: Payload 14 MGT Lane 0 Up
		7: Payload 12 MGT Lane 1 Up
		6: Payload 12 MGT Lane 0 Up
		5: Payload 10 MGT Lane 1 Up
		4: Payload 10 MGT Lane 0 Up
		3: Payload 8 MGT Lane 1 Up
		2: Payload 8 MGT Lane 0 Up
		1: Payload 6 MGT Lane 1 Up
		0: Payload 6 MGT Lane 0 Up
1	R	Status 1
		152: Undefine
		1: Payload 16,14,12,10,8 MGT Channels Up
		0: Payload 16 MGT Channel Up
2	R/W	Config 0
		7: Enable Payload 8
		9: Enable Payload 10
		11: Enable Payload 12
		13: Enable Payload 14
		15: Enable Payload 16
3	R/W	Config 1
		3: Enable Alignment of Data from FLASH on
		falling edge of Sync
		1: Init All MGT
4	R	Die Temperature
5	R	Vint
6	R/W	Config 2
9	10, 11	SROM
		15: Rising edge read byte from SROM Address
		90: SROM Address
7	R/W	Config 3
'	17/ 44	20 = 5 -> reboot ALL FPGA
Q 10		Undefine
8-10	D	<u> </u>
11	R	Status 3
		Data From Serial ROM
		15: ASCII Data from SROM Valid
10.16		70: ASCII Data read from SROM Address
12=16	_	Undefine
17	R	Status 2
		15: Undefine

			140: Firmwarw Version		
2 (U24)	0	R	Status 0		
2 (024)			15: Payload 2 MGT Channel Up		
			14: Payload 5 MGT Channel Up		
			13: Payload 1 MGT Channel Up		
			12: Payload 3 MGT Channel Up		
			11: Payload 6 MGT Lane 1 Up		
			10: Payload 6 MGT Lane 0 Up		
			9: Payload 4 MGT Lane 1 Up		
			8: Payload 4 MGT Lane 0 Up		
			7: Payload 2 MGT Lane 1 Up		
			6: Payload 2 MGT Lane 0 Up		
			5: Payload 5 MGT Lane 1 Up		
			4: Payload 5 MGT Lane 0 Up		
			3: Payload 1 MGT Lane 1 Up		
			1		
			2: Payload 1 MGT Lane 0 Up		
			1: Payload 3 MGT Lane 1 Up		
	1	D	0: Payload 3 MGT Lane 0 Up		
	1	R	Status 1		
			159: Undefine		
			9: DataAlign Done		
			8: Error in Sum in Test Mode		
			7: Fiber Channel Ready		
			6: Fiber Lane Remote Up		
			5: Fiber Lane Byte Align		
			4: Fiber Lane Channel Align		
			3: History Data REady		
			2: Payload 6 MGT Channel Up		
			1: Payload 1,2,3,4,5,6 MGT Channels Up		
			0: Payload 4 MGT Channel Up		
	2	R/W	Config 0		
			0: Enable Payload 1		
			1: Enable Payload 2		
			2: Enable Payload 3		
			3: Enable Payload 4		
			4: Enable Payload 5		
			5: Enable Payload 6		
	3	R/W	Config 1		
			153:		
			3: Enable Alignment of Data from FLASH on		
			falling edge of Sync		
			2: Reset Fiber MGT		
			1: Init All MGT		
			0: History Arm		
			v. mistory farm		

	1	1	
	4	R	U24 FX100T Die Temperature
	5	R	U24 FX100T Vint
	6	R/W	Undefine
	7	R/W	Undefine
	8	R/W	Final Sum Threshold LSB
	9	R/W	Final Sum Threshold MSB
	10	R	History Buffer Data LSB
	11	R	History Buffer Data MSB
	12	R/W	SD Test Control Register
			Bits:
			0 : Reset SYNC Count Reg 14
			1: Reset TRIG 1 Count Reg 15
			2: Reset TRIG 2 Count Reg 16
	13	R	SD Clock Frequency (MHz)
			Bits (7 0): Clock 250 Count (Should be 250
			+/- 2)
	14	R	Count Rising Edge of Sync From SD
			Bits (15:0) Count Rising Edge of SYNC from
			SD. Sync must be high for at least 30 nS
	15	R	Count Rising Edge of Trig1 from SD
			Bits (15:0) Count Rising Edge of TRIG1 from
			SD. Sync must be high for at least 30 nS
	16	R	Count Rising Edge of Trig2 from SD
			Bits (15:0) Count Rising Edge of TRIG2 from
			SD. Sync must be high for at least 30 nS
	17	R	Status 2:
			15: 1 test version
			0 – release version
			140: Firmware Version
	18	R/W	Config 2: Crate ID
	19	R/W	Config 3:
			15 → Clear Scalers on Rising edge of Bit 14
			14 → Rising edge latches TimeStamp and
			Scalers.
			118 → Scalers Count Inhibit Window
			60 → BCAL Window Width
	20	R/W	Config 4:
			150 → BCAL Threshold
	21	R/W	Config 5:
			150 → Threshold Bit 150 for Scaler 1
	22	R/W	Config 6:
			150 → Threshold Bit 150 for Scaler 2
	23	R/W	Config 7:
			150 → Threshold Bit 150 for Scaler 3
	24	R/W	Config 8:
L	1		. 0

		150 → Threshold Bit 150 for Scaler 4
25	R/W	Config 9:
		1512 → Threshold Bit 190 for Scaler 4
		118 → Threshold Bit 190 for Scaler 3
		74 → Threshold Bit 190 for Scaler 2
		30 → Threshold Bit 190 for Scaler 1
26	R	Status 3
		1500 → TimeStamp Bit 150
27	R	Status 4
		1500 → TimeStamp Bit 3116
28	R	Status 5
		1500 → TimeStamp Bit 4732
29	R	Status 6
		150 → Scalers 1 Bit 150
30	R	Status 7
		150 → Scalers 1 Bit 3116
31	R	Status 8
		150 → Scalers 2 Bit 150
32	R	Status 9
		150 → Scalers 2 Bit 3116
33	R	Status 10
		150 → Scalers 3 Bit 150
34	R	Status 11
		150 → Scalers 3 Bit 3116
35	R	Status 12
		150 → Scalers 4 Bit 150
36	R	Status 13
		150 → Scalers 4 Bit 3116


The history data advance after Data MSB is read. Hence read LSB then MSB.

Channel Number to PayLoad Mapping:

FPGA	FADC #	Payload
	Channel	
U24	0	3
	1	1
	2	5
	3	2
	4	4
	5	6
U1	0	7
	1	9
	2	11
	3	13
	4	15
U3	0	8
	1	10
	2	12
	3	14
	4	16

Temperature_C = ((float)TempRegValue * 503.975/1024) - 273.15;

Front Panel LED:



Trig Monitor Lemo Connector is OR of All the outputs HitBit of Slifding Window

Front Panel LVDS IN, LVDS OUT:

FIGHT Pallet LVDS IN, LVDS OUT	•
	LVDS IN
	+ - 1 O O 1 O O 1-4 Mapped to O O SSP Data bits 11-8 O O O O O O O O O O O O O O O O O O O
I	LVDS OUT
	+ Trig Out O O O O O O O O O

Figure 2: Example for one pair of FADC250 processing:





Figure 3: Front Panel Inputs Mapping:


Front Panel LVDS pairs	Config 3 bit	Data to SSP Bit
1	12	11
2	13	10
3	14	9
4	15	8

Figure 4: BCAL_PairTrigProc Block Diagram: PairTrigProc Pair_N(0) Sliding Sum AccSumOut PelaySample ProgDelay Pair_N(1) SampleValia SubTractEn ProcDelayWrEn TrigOut Threshold DelayN **ProgDelay** umClk DelayNum ClkCount SampleValid Set NewDelay FifoReset Reset Reset NumClk Stretch FifoSr128_17 RdEn Reset DelaySample WrEn DatOut DatIn SampleIn →ProcDelayWrEn

Figure 5: FLASH Slots to BCAL Cosmic Bits to SSP Mapping

1 1gare 3. 1 Er 191.	1 iguie 5. i El isti stots to Bel il cosmic Bits to ssi iviapping						
VHDL Pairs_X	BCAL Trigger	Slot number in	Slot number in				
	Bits to SSP	21 slots VXS	20 slots VXS				
		crate					
Pairs_0(0)	0	3	4				
Pairs_0(1)		4	5				
Pairs_1(0)	1	5	6				
Pairs_1(1)		6	7				
Pairs_2(0)	2	7	8				
Pairs_2(1)		8	9				
Pairs_3(0)	3	9	12				
Pairs_3(1)		10	13				
Pairs_4(0)	4	13	14				
Pairs_4(1)		14	15				
Pairs_5(0)	5	15	16				
Pairs_5(1)		16	17				





Appendix A:

Notes:

- Block Erase is used because Chip Erase Command is currently not supported by the IC AT45DB642
- Buffer To Memory Page Program without Built-in Erase is used because with Built-in Erase does not seems to work reliable.
- It takes 3199 pages of AT45DB642 memory to hold config. Data for FX70T. It takes 13 minutes presently to do this.