

## 12GeV Trigger meeting notes:

17Sept2010 – No meeting →BIA Review

10Sept2010 – No meeting →Hall D Collaboration

3 Sept 2010: C. Cuevas, H. Dong, A. Somov, N. Nganga, W. Gu, J. Wilson, B. Moffitt, B. Raydo, E. Jastrzembski, S. Kaneta

20 August 2010: C. Cuevas, H. Dong, A. Somov, N. Nganga, W. Gu, J. Wilson, B. Mofitt, B. Raydo, E. Jastrzembski

16 July 2010: C. Cuevas, H. Dong, A. Somov, N. Nganga, W. Gu, J. Wilson, B. Mofitt, F. Barbosa, E. Smith, D. Abbott

8 July 2010 – 12GeV Trigger Workshop @CNU

### Updated prototype board status table:--19July 2010 **\*\*No changes\*\***

Quantity	Description	Location	STATUS/Contact
8	<u>10 bit FADC250</u> <u>SN001 -----</u> <u>SN002 -----</u> <u>SN003 -----</u> <u>SN004 -----</u> <u>SN005 -----</u> <u>SN006 -----</u> <u>SN007 -----</u> <u>SN008 -----</u>	<u>Daq Lab</u> <u>F110</u> <u>Daq LabF110</u> <u>Injector</u> <u>Group</u> <u>EEL – 126</u> <u>EEL109</u> <u>F-Wing Lab</u> <u>Hall A</u> <u>EEL – 126</u>	<u>Test Board</u> <u>Moller Spare</u> <u>Injector Group</u> <u>FDC test setup</u> <u>Needs repair</u> <u>F117 (A. Somov)</u> <u>Moller setup</u> <u>FDC test setup</u>
1	12bit FADC250	Indiana Univ	New timing algorithm firmware loaded Sent to IU for FCAL testing 12Oct2009 '64x crate and LinuX Cpu sent 24Jan10
4	Trigger Interface Trigger Distribution	EEL109/DAQ Lab	Modules used for system testing
5	VME -- FP-SD Front Panel – Signal Distribution	EEL109/DAQ Lab	Complete Use in test crates
1	Crate Trigger Processor	F-Wing F110	CODA Library development
1	Crate Trigger Processor	F-Wing(Hai)	Successful testing with multiple FADC250 and in SSP mode!!
2	Signal Distribution	F-Wing F110	CODA Library development

### 0. Trigger/Clock/Sync – TI/TD

#### 3 September 2010

The fan-out board for the V1290TDC has been received and will be partially assembled soon. The mezzanine card has been received and has been assembled for testing with the TI-D board.

TI-D board testing is progressing and the status was reported at the recent Hall D collaboration meeting. Firmware development will become a higher priority as soon as the hardware has been tested.

Armen and Jeff have assembled several new VME front panel clock-trigger-sync modules to support FADC250 boards that have been distributed to other groups. Ed has verified the operation of the boards.

#### 20 August 2010

William reports that the board functional testing is progressing and the firmware development is also progressing. The mezzanine card that will support legacy TS interface functionality has

been ordered and will need to be assembled and tested in conjunction with the TI-TD. The VME front panel clock and trigger fan-out module that was designed to interface to the CAEN V1290TDC is ready for prototype order also. Sergey will provide an account for the order.

### **16 July 2010**

The new TI-TD boards have been received from the assembler. They certainly look fine and William has started a test plan and will need a dedicated Jtag programmer to begin the firmware development process. The front panels have been received also. Schedule shows plenty of time allocated for complete testing of the prototype module.

## **1. FIRMWARE TESTING**

### **3 September 2010**

→The SSP functional testing is progressing and please see notes from 20-Aug. Testing with CTP continues and verification of serial lanes to the GTP will obviously be delayed, but should not stop production of the SSP.

→New definitions for the I<sup>2</sup>C control and monitoring have been proposed by William and discussed at several meetings. The new PLL devices on the SD will be controlled through the SD Fpga and the SD Fpga will interface to the TI-D through I<sup>2</sup>C. A dedicated pair between the SD and TI-D was added for this revision, and the method of data transport will need to be finalized by William and Nick.

### **20 August 2010**

→There has been significant development and implementation of firmware for the FADC250, the SSP, the TITD and other peripheral modules. The firmware for the FADC250 will continue to evolve because the optimization of an algorithm for pedestal subtraction must be implemented and we must also implement the feature of using the trigger bits to dynamically change the readout 'mode'.

→Optimized firmware that manages the high speed serial data between modules and between crates still needs further definition and verification. Forward error correction methods have been tested by Ben, and test plans are in place for operating the serial lanes from the payload ports to the CTP at 5Gbps.

→The SD firmware and interface control from the TI-TD to the switch slots will need to be modified and include control for PLLs and also to add scaler capability to count several signals that are important to check during an experiment.

→The 'playback' mode continues to be tested and looks very promising to use for testing and commissioning multiple crates in an experimental hall.

→Firmware for downloading new 'bit' files to the front end module's Fpga through VME has been developed and will need further iteration and testing at a larger scale.

### **16 July 2010**

Bryan and Dave report that the CTP and SD Coda Library development is going to progress once the new TI-TD has been tested. The implementation of the I<sup>2</sup>C is significantly different than the initial TI prototype, so waiting for the new TI-TD to be tested makes sense.

Two VME64X crates have been rebuilt using ELMA 20 slot VXS backplanes. These new crates are in the DAQ lab.

## **2. SUB-SYSTEM PROCESSOR (SSP)**

### **3 September 2010**

Test results with the SSP prototype was presented at the Hall D collaboration. The board has not been sent back to the assembler for reflow yet, and testing with a single CTP continues.

### **20 August 2010**

Ben reports that the functional testing with the prototype is progressing well, and the internal bus is working and BitErrorRate(BER) testing has been performed for several transceivers for at least an 8 hour period. Power consumption with 4 transceivers populated is reasonable and Fpga core temperature readout is 53C in a simple test crate with less than optimized air flow. Front panel work and other testing continues. A few BGA solder issues have been identified, and testing will continue and if other solder issues arise, they will be repaired at the same time.

### **16 July 2010**

No report from Ben today, but the board has been shipped and should be here on Monday. I saw the board this morning (Mon 19July) and it looks very good and there will be plenty of testing to start. I know we have the required number of fiber transceivers for both the SSP and TI-TD and we also have on order several of the fiber cables we will need to complete loop back testing as well as board to board testing.

## **3. CUSTOMERS**

### **3 September 2010**

I can report here that a decent number of “pre-production” FADC250 units will be here by December and the detector groups (Hall D and Hall B) need these for various test purposes.. The VXS 1<sup>st</sup> article crates will arrive by December as well and the crates will need to be load tested and at least 2 payload modules will be needed to verify the VXS backplane map.

Plans for a multiple crate test with the full “suite” of trigger modules have been drafted as FY11 work plans and will require plenty of coordination. Test goals will need to be established so that it is clear that all the boards work in unison and meet or exceed design specifications.

### **20 August 2010**

See the table on the first page, and the prototype FADC250 have definitely seen some use. Brad Swatsky has requested another unit for a brief test in October, and I believe we can commit to lending him another unit for his testing.

### **11 June 2010**

No new requests. There have been a few requests for support of the FADC-125 but no new customer requests to report.

### **21 May 2010**

No update other than FADC250-SN003 has been transferred to the injector group for their new polarimeter development. A VME front panel signal distribution module will also be given to them once the unit is assembled and tested.

## **4 “B” Switch - Signal Distribution Module (SD)**

### **3 September 2010**

→The components have been placed and routed and minor changes have been made to the placement of the DC-DC converter and other regulators. Nick has managed to complete these changes and soon the board will be ready to check before manufacturing files are sent.

→Components have been received for up to eight SD units, and it is not too soon to send out for assembly quotes.

### **20 August 2010**

→The schematic is complete and the new revisions have been checked by several people.

→Nick and Mark have been setting up the router tool for the layout of the board and the component placement has been optimized also. The power supply section has been simplified and the critical nets and new components have been implemented.

→An updated specification document has been revised by Nick and is on the M: drive for review. The firmware and final register map will have to be completed in the near future.

→The I<sup>2</sup>C bus implementation has been proposed by William and the new interface definitions will have to be modified in the existing SD firmware.

→Most of the components for 8 SD boards have been received. The goal is to order 2 SD boards by 1-Oct.

### **16 July 2010**

Nick presented his latest updates and the schematic has been checked by several folks. The clock signals received from the TI will have the capability to pass through a clock jitter attenuation circuit and this has been implemented on the design. The power section has been optimized and significant part reduction has taken place. The placement of the components and pre-route analysis is in progress.

We plan to order at least 4 bare boards and order components for 4 boards. The initial assembly will be for 2 boards and Mark and Nick are preparing the component orders. Now would be a good time to begin the front panel design too.

The discussion about how to implement and optimize the TI-SD link pair and also the Flash-SD link pairs started, and the topic needs a dedicated meeting/discussion to optimize the parameters and limits of these data link connections.

## **5. System Diagrams & Test Stand Activities**

### **3 September 2010**

No update

### **20 August 2010**

No new updates reported. The topics of pedestal subtraction and multiple triggers will continue to be discussed and at some point soon, final specifications need to be spelled out so that firmware changes can be started.

### **16 July 2010**

So this is a good place for the discussion about pedestal subtraction and trigger signals that occur close together. These topics were raised at the recent trigger workshop and it was suggested that we dedicate some time to these topics.

- A) How are pedestals handled in the trigger summation scheme, and how are they handled during data extraction? (We will certainly need to develop a consistent scheme for determining pedestals and subtracting them from the raw samples).
- B) When multiple triggers fire (in short succession), what is the implication for duplicate data recorded in the event stream?

Discussion points for each topic below:

- A) Some form of pedestal subtraction has always been part of the firmware plan for each channel and for the summing of the signals. Ben presented a few methods for this pedestal subtraction at the workshop, and the pedestal subtraction has not been implemented on the flash board firmware. We did not implement pedestal subtraction for any of the tests using the two crates last year, so optimization of this method will need some work.

The pulse window charge value (sum of points for a given pulse) will need to have a pedestal correction. This pedestal correction will be stored in a register for each channel and the method for collecting the pedestal value will need to be determined.

Gerard uses some method (or is planning a firmware method?) so it would be a good idea to request his VHDL code and Hai can verify if it can be re-used for the FADC250.

- B) Multiple triggers will occur for a given trigger 'window'. The implication of duplicate data seems to be a concern, and for triggers that are close together, some detector signals (data) will appear in both triggers. The GTP can record the number of times the global trigger equation has produced a valid trigger within the global trigger 'window'. The GTP

window allows the alignment of the subsystem detectors and will be able to determine if the global trigger equation has been validated. Multiple validations are possible within the GTP 'window' and these valid trigger pulses will be sent to the TS. The TS will receive this information and will also control the separation of triggers that are driven to the front end crates. The number of valid triggers within the global trigger window can be stored as a trigger type or scaled. There is a minimum trigger signal separation requirement at the FADC250 which is approximately 70ns.

### **Crate Trigger Processor (CTP)**

#### **3 September 2010**

→Jeff has sent the assembly kit for two more CTP and delivery will be approximately 2 weeks. Scott will help Hai with the initial testing of these additional CTP and prepare them for testing with multiple FADC250 boards.

#### **20 August 2010**

Sergey B. from Hall B has requested and provided funding for 2 additional CTP. The boards have been received and virtually all the components have also been ordered and received. The assembly PO is prepared and we are waiting to receive two of the higher speed grade Fpga (V5FX70T)

#### **16 July 2010**

A brief update regarding the order for two more CTP for Hall B. These parts and boards are in the order process now, and we will build these modules using the V5FX70T parts as a simple "upgrade". The plan is to use these new boards for testing the FADC250 at higher Gigabit transceiver speeds, and also to support the proposed experiment in Hall B planned for September 2011.

### **6. Projects for FY10**

#### **20 August 2010**

GTP project will be assigned to Scott Kaneta on 1 Sept. I will have to show progress and will work with him to get up to speed with Altium etc. The GTP is a rather critical and complex design so I know I will need input/advice from all.

#### **16 July 2010**

No significant items to report and the schematic is progressing slowly. The recent addition of the jitter attenuation technique and circuitry that was added to the latest SD revision will be copied to the GTP as well.

**ACTION ITEMS: Next meeting → Friday 24 SEPT 2010 at 10AM in F228**