## 12GeV Trigger meeting notes:

<u>4 & 11 June 2010: C. Cuevas, H. Dong, B. Raydo, A. Somov, E. Jastrzembski, N. Nganga, W. Gu, J.</u> <u>Wilson</u>

28-May 2010: C. Cuevas, H. Dong, B. Raydo, A. Somov, E. Jastrzembski, N. Nganga,

21 May 2010: No Meeting

<u>14 May 2010: C. Cuevas, H. Dong, J. Gu, B. Raydo, A. Somov, E. Jastrzembski, J. Wilson, G. Visser, D. Abbott, F. Barbosa, B. Zihlmann, L. Pentchev</u>

7 May 2010: C. Cuevas, H. Dong, J. Gu, B. Raydo, A. Somov, E. Jastrzembski, N. Nganga, J. Wilson

Updated	prototype	board	status	table:-	-22 .	June	201	0
---------	-----------	-------	--------	---------	-------	------	-----	---

Quantity	Description	Location	STATUS/Contact
8	10 bit FADC250		
	SN001	Daq Lab F110	Test Board
	SN002	Dag LabF110	Moller Spare
	SN003	Injector Group	Injector Group
	SN004	<u>EEL – 126</u>	FDC test setup
	SN005	EEL109	Needs repair
	<u>SN006</u>	F-Wing Lab	<u>F117 (A. Somov)</u>
	SN007	<u>Hall A</u>	Moller setup
	<u>SN008</u>	<u>EEL – 126</u>	FDC test setup
1	12bit FADC250	Indiana Univ	New timing algorithm firmware loaded
			Sent to IU for FCAL testing
			12Oct2009
			'64x crate and LinuX Cpu sent 24Jan10
4	Trigger Interface	EEL109/DAQ	Modules used for system testing
	Trigger	Lab	
	Distribution		
5	VME FP-SD	EEL109/DAQ	Complete
	Front Panel – Signal	Lab	Use in test crates
-	Distribution		CODA Library davidariant
1	Crate Trigger	F-Wing F110	CODA Library development
	Processor		
1	Crate Trigger	F-wing(Hai)	Successful testing with multiple
	Processor		FADC250 and in SSP mode!!
2	Signal	F-Wing F110	CODA Library development
	Distribution		

#### 0. <u>Trigger/Clock/Sync – TI/TD</u>

#### 11 June 2010

 $\rightarrow$ TID board and components have been ordered! Delivery of two weeks for 2 boards and assembly quotations have been received also. Should have fully assembled prototype by mid July. Would be a good time to finalize the front panel drawing and submit a job for the metal fabrication.

 $\rightarrow$  Jeff and Armen are building up a few more VME front panel clock/trigger distribution modules to support test setups and for the injector polarimeter folks.

#### 28 May 2010

Ed and Ben will talk with William regarding any corrections to the TID schematic or board layout. William is prepared to send the TID data to the board manufacturer as soon as any last minute changes are complete.

Virtually all components have been ordered and received for the TID. I believe we will manufacture several circuit boards and assemble only one unit for testing.

Not too soon to finish a prototype front panel design and this should be ready by the time testing begins.

➔ The VME front panel clock/trig distribution board is almost completely assembled except for a few parts.

## <u>21 May 2010</u>

- ➔ Final check of schematic and Gerber files are almost complete. Board should be ordered before end of May. Virtually all components have been ordered. Quotations for assembly should be started now.
- → Several VME-Front Panel signal distribution cards have been ordered and at least two modules will be assembled to support requests for the use of the prototype FADC-250 boards. Jeff has been assembling these when he has time.

#### <u>7 May 2010</u>

- → TI-TD board is ready for ordering and the FPGA components have been received for this board and the FADC250-V2.
- → Latest layout and block diagrams presented at the Hall D collaboration meeting

## 1. FIRMWARE TESTING

#### 11 June 2010

 $\rightarrow$ Hai has delivered the latest update for the "Playback" mode. The latest optimization will allow for 32 points per channel. This will allow for a 128ns playback window where Users can load a single pulse or multiple pulses. The latest firmware has only been added to one of the prototype FADC250 modules and Alex continues with testing.

 $\rightarrow$ Bryan Moffit has been developing libraries for the SD and CTP modules. No update on progress but he is using a full size VXS crate for his testing needs. We have new 20 slot ELMA backplanes and we will change out a few '64x backplanes as time permits.

#### 28 May 2010

 $\rightarrow$  Alex and Hai discussed the details of how to implement (and optimize) the available RAM that is available in the front end FPGA. The method will use enough points for at least a 100nS pulse (25 points).

 $\rightarrow$ Test work continues in the F117 lab with the FADC250 setup and the new firmware to support the new playback method is not complete. I believe Dave's library will have to also be updated after Hai has tested the latest playback firmware.

 $\rightarrow$ William was not present, but a discussion about the firmware development plan for the new TID was started. VHDL is the 'standard' and it certainly makes sense to use this standard for developing firmware. It will make development of test benches easier, and many firmware blocks can be re-used from other projects. At the next meeting we should discuss the outline of a firmware development plan for the new TID.

#### <u>21 May 2010</u>

No update on the implementation of the new 'playback' mode that will support the addition of more waveform points for each channel. Alex presented the highlights of the 'playback' mode at the recent Hall D collaboration and showed how this new mode will be put to use during the commissioning period and for system level troubleshooting.

No update on the firmware implementation for the new TI-TD module. Presumably many of the functions used on the prototype revision can be used on the new module.

## <u>7 May 2010</u>

The new method to create more points for each of the playback channels has been simulated by Hai, but not implemented in the hardware yet. The library that Dave A. created to support the existing playback mode will need to be updated once the new firmware has been tested.

Alex continues testing and implementing new ideas for the playback mode and presented methods to use this technique for commissioning the DAQ and trigger systems in the halls.

# 2. <u>SUB-SYSTEM PROCESSOR (SSP)</u>

## 11 June 2010

→The bare SSP boards have been received and it looks like ACE did a fine job. One small detail is that the vias in the BGA areas need to be covered with mask. This was specified and ACE will take care of this issue before the board is sent to the assembler. The assembler has all the components and will complete the assembly with a 10 day delivery. Should have the SSP ready for testing by mid-July!

## 28 May 2010

 $\rightarrow$ SSP boards should be here next week and the assembly quotations should also be received next week. There are a few details that the assembly vendor has identified and these will be addressed in their assembly quote. I believe all the parts are in a kit, and ready to be sent once the PO has been created for assembly. Is the front panel ready for machining?

#### <u>21 May 2010</u>

 $\rightarrow$  The SSP has been ordered with a ten day delivery. All the components for one module have been received, and the order for assembly will need to be submitted soon.

 $\rightarrow$ This would be a good time to discuss/document a test plan for the SSP.

## 3. CUSTOMERS

## <u>11 June 2010</u>

No new requests. There have been a few requests for support of the FADC-125 but no new customer requests to report.

#### 21 May 2010

No update other than FADC250-SN003 has been transferred to the injector group for their new polarimeter development. A VME front panel signal distribution module will also be given to them once the unit is assembled and tested.

## 4 <u>"B" Switch - Signal Distribution Module (SD)</u>

## 11 June 2010

 $\rightarrow$ Nick has completed the schematic for the SD-Rev1 module. The schematic has been updated to include ECO from the original prototype unit, and the conversion from PCAD to Altium appears to be complete.

 $\rightarrow$ After some discussion, the addition of the SiLabs PLL jitter attenuation part is included on the new revision, the power section has been modified, and a new Altera part has been selected. The schematics are available on the M:drive for review.

#### 28 May 2010

 $\rightarrow$ Nick continues with the revisions to the SD board and we had a good discussion about adding a jitter attenuation part to the SD for both the 'right' and 'left' clocks that are received from the TI board. The component that is strongly suggested is the SiLabs part that contains an on board VCO and small footprint for a dual channel device. Test results show that this component will reduce the jitter from the long fiber runs and is the best location to drive all the boards in a crate. There was also a discussion regarding any other implications of introducing a PLL device at the SD, for instance, will synchronizing the boards be an issue? Stay tuned,,

# <u>21 May 2010</u>

 $\rightarrow$ Nick has created a list of the changes to the SD pair mapping and will include these changes to the revision design. The pair mapping changes will have to be made on the existing SD units to support testing of other modules. There may be enough time to finish the revisions to the existing design and possibly order the Rev-1 board by end of the fiscal year, but it is an aggressive plan.

 $\rightarrow$ The discussion about adding an alternate data readout path from the SD have been noted from previous meetings, but there are significant details to the design that have not been discussed. I know this alternate data path is not a requirement, but it would be useful. The present implementation plan is to use a single pair 'link' from each payload slot to the SD switch slot. There is a single pair 'link' to the TI board but it is not clear what data will be sent to the TI through this path, as it does not offer alternate data path because the TI is readout through VME.

## 5. System Diagrams & Test Stand Activities

## <u>11 June 2010</u>

 $\rightarrow$ No new updates for system diagram changes, but this will have to be completed in the early months of FY11 so that fiber and support hardware can be specified and purchased. \*\*\*\* 12GeV Trigger Workshop @CNU on Thursday 8 July, 2010 has been announced \*\*\*\*

#### 28 May 2010

 $\rightarrow$ No new updates and there was some email traffic regarding the initial "CODA-Driver" for the FADC125. Presumably this work has been completed or a new plan established to complete the required readout software test plan.

 $\rightarrow$ Must continue with updating the overall fiber distribution diagrams so that preliminary estimates and specifications can be started for the procurement of all the fiber needed for the trigger/clock/sync distribution network. These estimates and specifications will include the required hardware for patch panels and patch cabling. Will also need to verify the lengths between racks and the main trigger modules.

 $\rightarrow$ Crate procurement activity is going well. Nothing new to report and sources have submitted information for evaluation.

#### <u>14 May 2010</u>

Gerard Visser has delivered the first 72 channel FADC125 and it is connected to the FDC full scale prototype in the EEL 126 lab. Gerard presented the details about how the data is collected and controlled on the new board and showed the stages of his initial software to readout the data.

The discussion continued about the existing implementation of readout functions and mentions of what other types of algorithms/functions are planned for the FADC125. The present modules do not use the VXS path for trigger and other common signals, and Gerard is aware of the signal pair modifications.

Additional information was presented on the (CODA) library development plan including event blocking details.

What are the work (activities) needed for the next six months?

→ Now working in lock step readout 'mode' – 1 trigger, readout channels, done

- ➔ Implementation of block trigger pipeline mode will be next activity. Coordinate with Daq group, share firmware?
- → Implement other algorithms and test trigger rate capabilities
- $\rightarrow$  Hardware changes  $\rightarrow$  P0 remap; and any other minor ECOs will need to be completed.
- → COOLING ISSUES: We will have to verify the air flow requirements to cool a full crate of front end modules including the switch slots and CPU module load. Preliminary measurements in the 'standard' Wiener crate shows airflow lower than needed, and we will most likely need to change the airflow requirement to fit the higher power dissipation of the front end cards.

#### 30 April 2010

--> We had a good discussion regarding the need to start the development of libraries for the CTP and other boards in the 12GeV trigger system. We are about five months away from FY2011 and the number of new boards to test in a full system test with CODA is approaching. The following list highlights the library status and offers a glimpse of what effort is needed to complete the driver libraries.

- FADC250 Rev-1 Virtually the same library as what exists now. There are many features, modes that have been added over the years and these will need full functional testing.
- FADC125 Rev- The prototypes have been delivered for these boards and even though they are not included as input to the trigger system, I list the board here because the library development will have to start soon and continue into FY11.
- CTP Revdevelopment has started. Implement I<sup>^</sup>2C communication via TI and other functions.
- TI-TD Rev-1 Prototypes of the final revision will be produced soon. Specification for features and functions needs to be updated, and register map developed. Many functions will remain the same as the initial prototypes, but there are significant hardware features that will need to be considered for the CODA library driver.
- SD Revdriver library could be started in concert with the CTP development because the communication link is the same. The features and register map for the SD are not numerous, so this could be completed before end of FY10
- SSP Rev- Initial prototype to be fabricated and assembled by July. Plenty of board level testing before library development can begin.
- GTP Rev- Definitely a FY2011 activity
- F1TDC Rev-2 Definitely a FY2011 activity and the good news is that the existing firmware and driver provide a significant boost to the development stage.
- TS Rev-2 FY2011 or FY2012?

#### Crate Trigger Processor (CTP)

# <u>11 June 2010</u>

 $\rightarrow$ No update on the success or problems associated with developing driver software libraries for the SD and CTP units. The new TID will arrive soon, so before the end of summer it would be an aggressive goal to have new library support for these modules.

#### <u>28 May 2010</u>

 $\rightarrow$ Bryan and Dave have the switch cards and a full sized VXS crate in the F110 Daq lab to begin the development of software to control the CTP and SD boards from the TI. These modules will definitely be revised, and the iteration of the software will go through a few revisions too. Before too long, it might be a good idea to review the specifications of each module and finalize the control and readout register map.

## <u>21 May 2010</u>

At least one CTP is in the DAQ lab including a full 21 slot Wiener crate and prototype TI so that a library can be developed to support the CTP and SD functions.

## 6. Projects for FY10

# <u>11 June 2010</u>

→ The GTP Altium schematic has been started and progress is at a glacier pace.(Chris) The proposed Xilinx part exists in the Altium library. The CTP was imported from PCAD to begin the GTP project in Altium and the number of sheets for the GTP should be significantly less than the CTP. Plenty of schematic work needs to be completed. Some of the specifications/requirements need to be documented before the schematic can be completed. The updates to the GTP requirements stem from CLAS12 and the possible need for more than eight(8) SSP in the global crate. Need to build a prototype, and the final version will include the latest requirements.

## <u>16 April 2010</u>

 $\rightarrow$ No action on the GTP other than an update to the specification and selection of the Xilinx FPGA.

 $\rightarrow$ Details of the testing activities will need to be listed soon, as I suspect there will be a need to order a few essential items to support these new system level tests

 $\rightarrow$ No action on updating the trigger system diagrams for the fiber optic distribution. These drawings must be completed in FY11 and all cable and fiber hardware specified for procurement.

 $\rightarrow$ Full crate test activities need to be detailed

## 7. <u>Global Trigger Processor(GTP)</u>

 $\rightarrow$ The start of the schematic is official and I have created a new project with Altium and started the schematic. It was a significant time saver to use the CTP design directory and files that were created with PCAD because the GTP is also a switch card format.

 $\rightarrow$ A bit behind schedule, but with some help I believe an initial layout can be realized before the end of the fiscal year.

# <u>ACTION ITEMS:</u> Next meeting $\rightarrow$ Friday 25 JUNE 2010 at **2pm** in F228