Difference between revisions of "Minutes-5-27-2010"
| Line 32: | Line 32: | ||
- We discussed a plan to build a one-layer prototype based on the new designs of the frames, PCBs, and cathodes, and also using the UVA equipment for wire stringing. We will use the first article PCBs and cathodes to make the prototype. Brian will help with the transportation of the wire equipment from UVA; Lubomir will contact Nilanga in this respect, as well. The idea is to set up first the wire stringing at room 117. | - We discussed a plan to build a one-layer prototype based on the new designs of the frames, PCBs, and cathodes, and also using the UVA equipment for wire stringing. We will use the first article PCBs and cathodes to make the prototype. Brian will help with the transportation of the wire equipment from UVA; Lubomir will contact Nilanga in this respect, as well. The idea is to set up first the wire stringing at room 117. | ||
| − | |||
== Electronics == | == Electronics == | ||
Revision as of 17:26, 27 May 2010
May 27, 2010 FDC meeting
Contents
Tentative Agenda
- Production
- 727 B.C. status
- production planning
- new design one-layer prototype
- Electronics
- fADC125 status (Fernando, Gerard) raw fADC event, corrected
- PCB status (Kim, Fernando)
- Cathode redesign Bill's changes proposed on the last meeting (Bill, Roger)
- Full-scale prototype test results
- Garfield simulations FDC Log Book, pages 466 (Simon)
- tests with fADC125: FDC Log Book, pages 464 and 465 (Lubomir)
- cosmics tests FDC Log Book, pages 458 to 463 (Beni)
- re-visiting field configuration (Lubomir)
- Other
Minutes
Participants: Bill, Eugene, Mark, Brian, Casey, Beni, Simon, Lubomir, Gerard (on the phone), and Glenn and Fernando (at the end)0
Production
- Bill inform us that Ron Bartek has finished the design and the specifications for the infrastructure of the off-site space were given to the procurement. The information is that a DOE approval might be required. Eugene will contact Teresa Danforth to speed up the process.
- Bill will take care about creating the production flowchart based on the above document.
- We discussed a plan to build a one-layer prototype based on the new designs of the frames, PCBs, and cathodes, and also using the UVA equipment for wire stringing. We will use the first article PCBs and cathodes to make the prototype. Brian will help with the transportation of the wire equipment from UVA; Lubomir will contact Nilanga in this respect, as well. The idea is to set up first the wire stringing at room 117.
Electronics
Lubomir showed two pictures linked above: with the raw fADC data, showing strong oscillations (coming from the CAEN HV) and after subtracting the oscillations using the unaffected channels (second picture left panel). Right panel shows the ratio of the strip to wire signal as it changes with time. We discussed what is the origin of the delay: top strips coming before, and bottom after the wire signals by about 8ns. By swapping cables, cards, fADC connector we should be able to identify this. The noise is reduced significantly after the correction. This allows to obtain very high resolution from the cathodes. Page 465 of the FDC logbook shows the wire position reconstructed from the cathodes minus the actual wire position. 5 strips were used on each side and the wire position resolution is about 400microns, which corresponds to about 70microns position resolution of the cathode coordinate. If three strips are used (page 464), the resolution is a factor of two worse. Gerard (on the phone) asked what is the algorithm for the strip coordinate reconstruction, and what information is needed from each channel. The best resolution is obtained by integrating the charge from each strip for the time of the first peak as defined by the wire. This probably will not be possible to implement in the FPGAs, but Gerard will work on that and also on extracting the timing information from the fADC. First of all, Gerard will work on the fADC so that the firmware is loaded from the permanent memory when the module is powered up. Now we need to load it from a laptop.
Cathode redesign
Roger is working on the Bill's modifications, hopefully will have them done soon.
Full-scale prototype test results
- Simon showed results of his simulations using Garfield and Heed packages.
