File info

/home/hdops/CDAQ/daq_dev_v0.31/daq/config/hd_all/PB_BCAL.conf DB id=11526 Raw

Content:

#! Run type::  PHYSICS_8    Config::  TRG_FCAL_BCAL_m8_b1bf1.conf
#! CONFIG FILE:: /home/hdops/CDAQ/daq_dev_v0.31/daq/config/hd_all/TRG_FCAL_BCAL_m8_b1bf1.conf
#! (Re)Created:: on  Wed Apr 29 12:06:51 EDT 2015
#!
#  DSC2_WIDTH      20  40     <- TDC width (ns),   TRG width (ns)
#  DSC2_THRESHOLD  20  50     <- board threshold:  TDC threshold (mV), TRG threshold (mV)
#
#  TS_TRIG_TYPE  1  -  Internal Pulser
#                2  -  External FP
#                4  -  GTP
#                6  -  GTP + External
#
#
#  TS_FP_INPUTS  - List of enabled  FP  inputs
#   
#
#  TS_SOFT_TRIG
#    Trigger type (type 1 or 2 for playback)
#    Number of events to trigger
#    Period multiplier (depends on range 0-0x7FFF)
#    Range 1  -   min  120ns, increments of 30ns up to 983.13u
#          2  -   min  120ns, increments of 30.72us up to 1.007s
#
#
#  TI_MASTER 1 - Stand alone with master TI
#
#  TI_MASTER_TRIG 1 - soft, 2 - external pulser, 3 - playback
#
#  TI_SOFT_TRIG
#    Trigger type (type 1 or 2 for playback)
#    Number of events to trigger
#    Period multiplier (depends on range 0-0x7FFF)
#    Range 1  -   min  120ns, increments of 30ns up to 983.13u
#          2  -   min  120ns, increments of 30.72us up to 1.007s
#
#  F1TDC_CLOCK     0       <- Clock Source (0 = Internal 32 MHz)
#                                       (1 = External 31.25 MHz)
#  F1TDC_VERSION   2       <- Module Version (2 = High Resolution, synchronous, 32 channels)
#                                         (3 = Normal Resolution, synchronous, 48 channels)
#  set bin size from 0.056 to 0.058 -> Beni!
#  F1TDC_BIN_SIZE  0.058   <- Bin size (ns)
#  F1TDC_LATENCY   3000.0  <- Trigger latency (ns)
#  F1TDC_WINDOW    1000.0  <- Trigger window (ns)



==========================
        TRIGGER
==========================


#CALIBRATION   1

USE_PLAYBACK  1

# TS_TRIG_TYPE  4

TS_TRIG_TYPE  5


# TS_FP_INPUTS  11  12 

# TS_FP_INPUTS  1   

# TS_SOFT_TRIG  2  64000   0x1FFF  1

# TS_SOFT_TRIG  2  65535   0xDF  0

TS_SOFT_TRIG  2  65535   0xFFF  1

# Random

# TS_SOFT_TRIG  1  64000   0x2  2

# TS_SOFT_TRIG  1  65535   0x2FF  0

# BCAL 4
#TS_TD_SLOTS  7  14  

#BCAL 8
TS_TD_SLOTS  8  14  7  

# SSP      SLOT      FIBER_EN    SUM_ENABLE
# SSP_SLOT     8         0x4           1
# SSP_SLOT     9         0x10          1
# SSP_SLOT    10         0             1
# BCAL8
SSP_SLOT     8         0x20           1


#            TYPE       DELAY     INT_WIDTH     ENABLE

TRIG_EQ      PS          35         10           0
TRIG_EQ      BCAL_E      20         20           1
TRIG_EQ      BCAL_C      20          0           0
TRIG_EQ      FCAL        8          10           0
TRIG_EQ      ST          20         10           0
TRIG_EQ      TOF         20         10           0


#            TYPE      LATENCY     WIDTH     FCAL_E    BCAL_E     EN_THR   NHIT LANE

TRIG_TYPE     PS          440        5        1300      1900       1100     0   -1

TRIG_TYPE     BFCAL       440        20       5           1        10000    0   -1 
TRIG_TYPE     BFCAL       440        20       6           1        12000    0   -1

TRIG_TYPE     BFCAL       440        20       40          1        64000    0   -1
 
TRIG_TYPE     BFCAL       440        5        10          3        10000    0   -1 
TRIG_TYPE     BFCAL       440        20       4           1        6000     0   -1

TRIG_TYPE     BFCAL       440        5        0           1         500      0    0

TRIG_TYPE     BFCAL       440        5        0           1        6000     0   -1

TRIG_TYPE     BCAL_COS    440        40       1500      2100       1300     0   -1


#TS_GTP_PRES  0  2
#TS_GTP_PRES  1  2
#TS_GTP_PRES  2  2
#TS_GTP_PRES  3  2

#TS_GTP_PRES  0  10
#TS_GTP_PRES  1  5
#TS_GTP_PRES  2  5

TRIG_DELAY  0
DAC_CALIB   0 

TI_FIBER_LATENCY_OFFSET  0x98

TS_COIN_WIND 10

# TS_TRIG_HOLD  63 0
# TS_TRIG_HOLD  62  1
# TS_TRIG_HOLD  1  1

# TS_TRIG_HOLD  32 0

TS_TRIG_HOLD   1  8  0

TI_MASTER  0

TI_MASTER_TRIG  1

TI_FP_INPUTS 3

# TI_SOFT_TRIG  1  10000   0x7FFF   1

TI_SOFT_TRIG  1  10000   0x600   1

#BLOCKLEVEL   40
#BUFFERLEVEL  4

BLOCKLEVEL   5
BUFFERLEVEL  1

==========================
        GLOBAL  
==========================

F1TDC_BIN_SIZE   0.058

PLAY_BACK_DIR    /gluonfs1/home/hdops/CDAQ/daq_dev_v0.31/daq/config/play_back
PLAY_BACK_VER    bcal_pb_single_ch

FADC250_MON_NPED      4
FADC250_MON_MAX_PED   512


==========================
         BCAL   
==========================

FADC250_MODE         9
FADC250_W_OFFSET     825
FADC250_W_WIDTH      100
FADC250_NSB          3
# FADC250_NSA          26
FADC250_NPEAK        3

# USED FOR EVENT SIZE
FADC250_NSA          9

FADC250_READ_THR     108

FADC250_TRIG_BL      100

# Fiber 2,  273
# FADC250_TRIG_THR     120

# DATA
# FADC250_TRIG_THR     200
# FADC250_TRIG_THR     1000

FADC250_TRIG_THR     165

FADC250_TRIG_NSB     3

# FADC250_TRIG_NSA     19
# FADC250_TRIG_NSA     5

FADC250_TRIG_NSA     9

FADC250_COM_DIR      /gluex/CALIB/ALL/fadc250/default
FADC250_COM_VER      default

FADC250_USER_DIR    /gluex/CALIB/ALL/user
FADC250_USER_VER     

#  F1 TDC

#change latency from 900. to 3540. and window from 500 to 1000 ->Beni
F1TDC_WINDOW     1000.
F1TDC_LATENCY    3400.

F1TDC_CLOCK     1

#  LE discriminator

DSC2_WIDTH       40   40 
DSC2_THRESHOLD   35   50


==========================
         FCAL   
==========================

FADC250_MODE         9
#FADC250_W_OFFSET     820
FADC250_W_OFFSET     820
FADC250_W_WIDTH      100
FADC250_NSB          3

# Original
# FADC250_NSA          20
# Check multiple pulses 
FADC250_NSA          9
 
FADC250_NPEAK        3

FADC250_READ_THR      108
#FADC250_READ_THR      10


# FADC250_TRIG_BL      100
# FADC250_TRIG_THR     165

FADC250_TRIG_BL      100
FADC250_TRIG_THR     120

# FADC250_TRIG_NSB     3
# FADC250_TRIG_NSA     9

FADC250_TRIG_NSA     19


FADC250_COM_DIR      /gluex/CALIB/ALL/fadc250/default
FADC250_COM_VER      default

FADC250_USER_DIR     /gluonfs1/gluex/CALIB/FCAL/fadc250/user/fall_2015
FADC250_USER_VER     



==========================
         TOF   
==========================
# change latency and width from 510/200 to 910/100
# and change NSB and NSA from 3/6 to 5/20
# btw. it is BENI
# changed NSB & NSA from 5/20 to 10/45  (eugenio)
FADC250_MODE         8
FADC250_W_OFFSET     810
FADC250_W_WIDTH      100
FADC250_NSB          1
FADC250_NSA          25
FADC250_NPEAK        3

FADC250_READ_THR     110

FADC250_TRIG_BL      100
FADC250_TRIG_THR     110 
FADC250_TRIG_NSB     3
FADC250_TRIG_NSA     15



FADC250_COM_DIR      /gluex/CALIB/ALL/fadc250/default
FADC250_COM_VER      default

FADC250_USER_DIR    /home/
FADC250_USER_VER    

# CTP_BCAL_THR   56000


#  LE discriminator

DSC2_WIDTH       40  40 
DSC2_THRESHOLD   30  50


#  CAEN 1290

#TDC1290_W_WIDTH    750
TDC1290_W_WIDTH    3800
#TDC1290_W_OFFSET -1750
#TDC1290_W_OFFSET -3640
TDC1290_W_OFFSET -3660
TDC1290_W_EXTRA    25
TDC1290_W_REJECT   50


TDC1290_BLT_EVENTS 1
TDC1290_N_HITS     64
TDC1290_ALMOSTFULL 16384
TDC1290_OUT_PROG   2

TDC1290_A24_A32    2
TDC1290_SNGL_BLT   3
TDC1290_SST_RATE   0
TDC1290_BERR_FIFO  1

TDC1290_EDGE       2


==========================
         ST   
==========================
#change latency to 925 by BENI
# also change NSA and NSB from 3/6 to 5/20
FADC250_MODE         8
FADC250_W_OFFSET     824
FADC250_W_WIDTH      100
FADC250_NSB          5
FADC250_NSA          20
FADC250_NPEAK        3

# change FADC250_READ_THR from 800 -> 110 by pooser (5 mV)
# change FADC250_READ_THR from 110 -> 120 by pooser (10 mV)
FADC250_READ_THR     120

FADC250_TRIG_BL      100
FADC250_TRIG_THR     130
FADC250_TRIG_NSB     3
FADC250_TRIG_NSA     15


FADC250_COM_DIR      /gluex/CALIB/ALL/fadc250/default
FADC250_COM_VER      default

FADC250_USER_DIR    /home/
FADC250_USER_VER    

#  F1 TDC
# change latency from 2100 to 3700
F1TDC_WINDOW     1000.
F1TDC_LATENCY    3460.

F1TDC_CLOCK     1

#  LE discriminator

# change DSC2_THRESHOLD from 100 -> 50 by pooser
DSC2_WIDTH       40   40 
DSC2_THRESHOLD   50   60


==========================
         TAGH  
==========================

FADC250_MODE         8
#FADC250_W_OFFSET     895
FADC250_W_OFFSET     905
FADC250_W_WIDTH      100
FADC250_NSB          3
FADC250_NSA          6
FADC250_NPEAK        3
# changed from 120 to 300
FADC250_READ_THR     300

FADC250_TRIG_BL      100
FADC250_TRIG_THR     200
FADC250_TRIG_NSB     3
FADC250_TRIG_NSA     15


FADC250_COM_DIR      /gluex/CALIB/ALL/fadc250/default
FADC250_COM_VER      default

FADC250_USER_DIR    /home/
FADC250_USER_VER    

CTP_USE   0

#  F1 TDC

F1TDC_WINDOW     600.
F1TDC_LATENCY    3600.

F1TDC_CLOCK     1

#  LE discriminator

DSC2_WIDTH       40   40 
DSC2_THRESHOLD   45   45


==========================
         TAGM  
==========================

FADC250_MODE         8
#FADC250_W_OFFSET     895
FADC250_W_OFFSET     905
FADC250_W_WIDTH      100
FADC250_NSB          3
FADC250_NSA          6
FADC250_NPEAK        3

# For low gain mode
FADC250_READ_THR     130
# For high gain mode
#FADC250_READ_THR     180

FADC250_TRIG_BL      100
FADC250_TRIG_THR     210
FADC250_TRIG_NSB     3
FADC250_TRIG_NSA     15


FADC250_COM_DIR      /gluex/CALIB/ALL/fadc250/default
FADC250_COM_VER      default

FADC250_USER_DIR    /home/
FADC250_USER_VER    

CTP_USE   0

#  F1 TDC

F1TDC_WINDOW     600.
F1TDC_LATENCY    3600.

F1TDC_CLOCK     1

#  LE discriminator
# Change for high gain mode

DSC2_COM_DIR      /gluex/CALIB/ALL/dsc/default
DSC2_COM_VER      default

DSC2_WIDTH        40   40 
DSC2_THRESHOLD    20   20


==========================
        PS  
==========================

FADC250_MODE         8
FADC250_W_OFFSET     850
FADC250_W_WIDTH      100
FADC250_NSB          3
FADC250_NSA          6
FADC250_NPEAK        3

FADC250_READ_THR     110

FADC250_TRIG_BL      100
FADC250_TRIG_THR     200
FADC250_TRIG_NSB     3
FADC250_TRIG_NSA     15

FADC250_COM_DIR      /gluex/CALIB/ALL/fadc250/default
FADC250_COM_VER      default

FADC250_USER_DIR    /home/somov/conf/cosmic
FADC250_USER_VER    

==========================
        PSC  
==========================

FADC250_MODE         8
FADC250_W_OFFSET     850
FADC250_W_WIDTH      100
FADC250_NSB          3
FADC250_NSA          6
FADC250_NPEAK        3

FADC250_READ_THR     150

FADC250_TRIG_BL      100
FADC250_TRIG_THR     150
FADC250_TRIG_NSB     3
FADC250_TRIG_NSA     6

#  F1 TDC

F1TDC_WINDOW     600
F1TDC_LATENCY    3540
F1TDC_CLOCK     1


#  LE discriminator

DSC2_WIDTH       40   40 
DSC2_THRESHOLD   40   40


==========================
        TPOL  
==========================

FADC250_MODE         8
FADC250_W_OFFSET     830
FADC250_W_WIDTH      100
FADC250_NSB          3
FADC250_NSA          6
FADC250_NPEAK        1

FADC250_READ_THR     10

FADC250_TRIG_BL      100
FADC250_TRIG_THR     500
FADC250_TRIG_NSB     3
FADC250_TRIG_NSA     6


==========================
         CDC
==========================

FADC125_MODE         3
FADC125_W_OFFSET     425
FADC125_W_WIDTH      200
FADC125_IE           200
FADC125_NPEAK        1

FADC125_PG          4
FADC125_P1          4
FADC125_P2          4

FADC125_IBIT        4
FADC125_ABIT        3
FADC125_PBIT        0

FADC125_TH          100
FADC125_TL          25

FADC125_THR         500
FADC125_DAC         800

FADC125_COM_DIR      /gluex/CALIB/ALL/fadc125/default
FADC125_COM_VER      default

FADC125_USER_DIR     /gluex/
FADC125_USER_VER    


==========================
         FDC
==========================

FADC125_MODE         4
FADC125_W_OFFSET     430
FADC125_W_WIDTH      80
FADC125_IE           16
FADC125_NPEAK        1

FADC125_PG          4
FADC125_P1          4
FADC125_P2          4

FADC125_IBIT        4
FADC125_ABIT        0
FADC125_PBIT        3

FADC125_TH          100
FADC125_TL          25

FADC125_THR         70
FADC125_DAC         800

FADC125_COM_DIR      /gluex/CALIB/ALL/fadc125/default
FADC125_COM_VER      default

FADC125_USER_DIR     /gluex/
FADC125_USER_VER    

#  F1 TDC
# change latency and window back to what we expect from ADCs (Beni) 
F1TDC_WINDOW     1400. 
F1TDC_LATENCY    3560.
#F1TDC_BIN_SIZE   0.112

# High-resolution board in slot 17
# changed by Beni (loser) 2014.10.6
F1TDC_HR_WINDOW     1000.
F1TDC_HR_LATENCY    1160.
# set bin size from 0.056 to 0.058 -> Beni!
#F1TDC_HR_BIN_SIZE   0.058


F1TDC_CLOCK     1