FA125 Data Format Sep 8, 2015

Location and Time

Room: CC F326 ?

Time: 2pm.

Remote Connection

You can connect using BlueJeans using the meeting number 589 693 655 .       (Click "Expand" to the right for more details -->):

(if problems, call phone in conference room: 757-269-6460 might not be the correct number)

1. To join via Polycom room system go to the IP Address: 199.48.152.152 (bjn.vc) and enter the meeting ID: 589693655.
2. To join via a Web Browser, go to the page [1] https://bluejeans.com/589693655.
3. To join via phone, use one of the following numbers and the Conference ID: 589693655
   • US or Canada: +1 408 740 7256 or
   • US or Canada: +1 888 240 2560

More information on connecting to bluejeans is here

Specific instructions for connecting via polycom:

• Turn polycom on if necessary
• With the polycom, place a call at 199.48.152.152
• Press # to enable the polycom keypad, then enter the meeting id: 589693655 and #
• You may have to unmute the microphone: #*4
• Turn the computer on if needed

Agenda

• Previous meeting (Aug 25, 2015)
• FADC125 Firmware status
• Driver library status
• Catch up on format spec changes since last meeting:
  • Requested mode names:

    cdc

    fdc

    fdc_amp

    cdc_long

    fdc_long

    and fdc_amp_long if Lubomir decides he needs it.  ????

Useful Info

File:FADC125 Format v6.5.pdf

• Timing algorithm wiki page
• Older documents:
  • fADC125 Data Format Specification Document in DocDB - version 6
  • Data format for 250 modes on fADC125 from Cody, Aug 15 2014
  • FA250 modes 2 from Ed and Hai, Feb 18 2014
  • FIRMWARE for FADC250 Ver2 ADC FPGA, Sept 2014?
• For integral examples see FA125_Data_Format_July_7,_2015#Agenda

Minutes

Present: Naomi (CMU), Cody, David, Beni, Sergey (JLab)

• Firmware status - Cody has a firmware version which contains all readout modes, he and Naomi have been doing some initial testing with it and identified and fixed some problems. Cody has started using a program called smartexplorer to optimize the timing. It tries several different starting points (places where particular elements are placed on the FPGA) and optimizes the routing for these, usually 4 iterations are required and take about an hour, but occasionally 100 iterations are required, which take days.